

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | ARM® Cortex®-M4 |
| Core Size | 32-Bit Single-Core |
| Speed | 72MHz |
| Connectivity | CANbus, EBI/EMI, I²C, IrDA, LINbus, SmartCard, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, DMA, LCD, POR, PWM, WDT |
| Number of I/O | 53 |
| Program Memory Size | 2MB (2M x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 384K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.8V |
| Data Converters | A/D 16x12b SAR; D/A 2x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 64-VFQFN Exposed Pad |
| Supplier Device Package | 64-QFN (9x9) |
| Purchase URL | https://www.e-xfl.com/product-detail/silicon-labs/efm32gg11b510f2048im64-br |

| Ordering Code | Flash (kB) | RAM (kB) | DC-DC Converter | USB | Ethernet | QSPI | SDIO | LCD | GPIO | Package | Temp Range |
|---------------------------|------------|----------|-----------------|-----|----------|------|------|-----|------|---------|---------------|
| EFM32GG11B520F2048GQ64-A | 2048 | 512 | Yes | No | No | No | No | Yes | 50 | QFP64 | -40 to +85°C |
| EFM32GG11B510F2048GQ64-A | 2048 | 384 | Yes | No | No | No | No | Yes | 50 | QFP64 | -40 to +85°C |
| EFM32GG11B520F2048GM64-A | 2048 | 512 | Yes | No | No | No | No | Yes | 53 | QFN64 | -40 to +85°C |
| EFM32GG11B510F2048GM64-A | 2048 | 384 | Yes | No | No | No | No | Yes | 53 | QFN64 | -40 to +85°C |
| EFM32GG11B520F2048IQ64-A | 2048 | 512 | Yes | No | No | No | No | Yes | 50 | QFP64 | -40 to +125°C |
| EFM32GG11B510F2048IQ64-A | 2048 | 384 | Yes | No | No | No | No | Yes | 50 | QFP64 | -40 to +125°C |
| EFM32GG11B520F2048IM64-A | 2048 | 512 | Yes | No | No | No | No | Yes | 53 | QFN64 | -40 to +125°C |
| EFM32GG11B510F2048IM64-A | 2048 | 384 | Yes | No | No | No | No | Yes | 53 | QFN64 | -40 to +125°C |
| EFM32GG11B420F2048GL120-A | 2048 | 512 | No | Yes | Yes | Yes | Yes | Yes | 93 | BGA120 | -40 to +85°C |
| EFM32GG11B420F2048IL120-A | 2048 | 512 | No | Yes | Yes | Yes | Yes | Yes | 93 | BGA120 | -40 to +125°C |
| EFM32GG11B420F2048GL112-A | 2048 | 512 | No | Yes | Yes | Yes | Yes | Yes | 87 | BGA112 | -40 to +85°C |
| EFM32GG11B420F2048IL112-A | 2048 | 512 | No | Yes | Yes | Yes | Yes | Yes | 87 | BGA112 | -40 to +125°C |
| EFM32GG11B420F2048GQ100-A | 2048 | 512 | No | Yes | Yes | Yes | Yes | Yes | 83 | QFP100 | -40 to +85°C |
| EFM32GG11B420F2048IQ100-A | 2048 | 512 | No | Yes | Yes | Yes | Yes | Yes | 83 | QFP100 | -40 to +125°C |
| EFM32GG11B420F2048GQ64-A | 2048 | 512 | No | Yes | Yes | Yes | Yes | Yes | 50 | QFP64 | -40 to +85°C |
| EFM32GG11B420F2048GM64-A | 2048 | 512 | No | Yes | Yes | Yes | Yes | Yes | 53 | QFN64 | -40 to +85°C |
| EFM32GG11B420F2048IQ64-A | 2048 | 512 | No | Yes | Yes | Yes | Yes | Yes | 50 | QFP64 | -40 to +125°C |
| EFM32GG11B420F2048IM64-A | 2048 | 512 | No | Yes | Yes | Yes | Yes | Yes | 53 | QFN64 | -40 to +125°C |
| EFM32GG11B320F2048GL112-A | 2048 | 512 | No | No | No | No | No | Yes | 90 | BGA112 | -40 to +85°C |
| EFM32GG11B310F2048GL112-A | 2048 | 384 | No | No | No | No | No | Yes | 90 | BGA112 | -40 to +85°C |
| EFM32GG11B320F2048GQ100-A | 2048 | 512 | No | No | No | No | No | Yes | 86 | QFP100 | -40 to +85°C |
| EFM32GG11B310F2048GQ100-A | 2048 | 384 | No | No | No | No | No | Yes | 86 | QFP100 | -40 to +85°C |
| EFM32GG11B120F2048GQ64-A | 2048 | 512 | No | No | No | No | No | No | 53 | QFP64 | -40 to +85°C |
| EFM32GG11B110F2048GQ64-A | 2048 | 384 | No | No | No | No | No | No | 53 | QFP64 | -40 to +85°C |
| EFM32GG11B120F2048GM64-A | 2048 | 512 | No | No | No | No | No | No | 56 | QFN64 | -40 to +85°C |
| EFM32GG11B110F2048GM64-A | 2048 | 384 | No | No | No | No | No | No | 56 | QFN64 | -40 to +85°C |
| EFM32GG11B120F2048IQ64-A | 2048 | 512 | No | No | No | No | No | No | 53 | QFP64 | -40 to +125°C |
| EFM32GG11B110F2048IQ64-A | 2048 | 384 | No | No | No | No | No | No | 53 | QFP64 | -40 to +125°C |
| EFM32GG11B120F2048IM64-A | 2048 | 512 | No | No | No | No | No | No | 56 | QFN64 | -40 to +125°C |
| EFM32GG11B110F2048IM64-A | 2048 | 384 | No | No | No | No | No | No | 56 | QFN64 | -40 to +125°C |
| EFM32GG11B110F2048IM64-A | 2048 | 384 | No | No | No | No | No | No | 56 | QFN64 | -40 to +125°C |

3.2.4 EM2 and EM3 Power Domains

The EFM32GG11 has three independent peripheral power domains for use in EM2 and EM3. Two of these domains are dynamic and can be shut down to save energy. Peripherals associated with the two dynamic power domains are listed in [Table 3.1 EM2 and EM3 Peripheral Power Subdomains on page 13](#). If all of the peripherals in a peripheral power domain are unused, the power domain for that group will be powered off in EM2 and EM3, reducing the overall current consumption of the device. Other EM2, EM3, and EM4-capable peripherals and functions not listed in the table below reside on the primary power domain, which is always on in EM2 and EM3.

Table 3.1. EM2 and EM3 Peripheral Power Subdomains

| Peripheral Power Domain 1 | Peripheral Power Domain 2 |
|---------------------------|---------------------------|
| ACMP0 | ACMP1 |
| PCNT0 | PCNT1 |
| ADC0 | PCNT2 |
| LETIMER0 | CSEN |
| LESENSE | VDAC0 |
| APORT | LEUART0 |
| - | LEUART1 |
| - | LETIMER1 |
| - | I2C0 |
| - | I2C1 |
| - | I2C2 |
| - | IDAC |
| - | ADC1 |
| - | ACMP2 |
| - | ACMP3 |
| - | LCD |
| - | RTC |

3.3 General Purpose Input/Output (GPIO)

EFM32GG11 has up to 144 General Purpose Input/Output pins. GPIO are organized on three independent supply rails, allowing for interface to multiple logic levels in the system simultaneously. Each GPIO pin can be individually configured as either an output or input. More advanced configurations including open-drain, open-source, and glitch-filtering can be configured for each individual GPIO pin. The GPIO pins can be overridden by peripheral connections, like SPI communication. Each peripheral connection can be routed to several GPIO pins on the device. The input value of a GPIO pin can be routed through the Peripheral Reflex System to other peripherals. The GPIO subsystem supports asynchronous external pin interrupts.

3.4 Clocking

3.4.1 Clock Management Unit (CMU)

The Clock Management Unit controls oscillators and clocks in the EFM32GG11. Individual enabling and disabling of clocks to all peripheral modules is performed by the CMU. The CMU also controls enabling and configuration of the oscillators. A high degree of flexibility allows software to optimize energy consumption in any specific application by minimizing power dissipation in unused peripherals and oscillators.

3.8.4 Capacitive Sense (CSEN)

The CSEN module is a dedicated Capacitive Sensing block for implementing touch-sensitive user interface elements such as switches and sliders. The CSEN module uses a charge ramping measurement technique, which provides robust sensing even in adverse conditions including radiated noise and moisture. The module can be configured to take measurements on a single port pin or scan through multiple pins and store results to memory through DMA. Several channels can also be shorted together to measure the combined capacitance or implement wake-on-touch from very low energy modes. Hardware includes a digital accumulator and an averaging filter, as well as digital threshold comparators to reduce software overhead.

3.8.5 Digital to Analog Current Converter (IDAC)

The Digital to Analog Current Converter can source or sink a configurable constant current. This current can be driven on an output pin or routed to the selected ADC input pin for capacitive sensing. The full-scale current is programmable between 0.05 µA and 64 µA with several ranges consisting of various step sizes.

3.8.6 Digital to Analog Converter (VDAC)

The Digital to Analog Converter (VDAC) can convert a digital value to an analog output voltage. The VDAC is a fully differential, 500 ksps, 12-bit converter. The opamps are used in conjunction with the VDAC, to provide output buffering. One opamp is used per single-ended channel, or two opamps are used to provide differential outputs. The VDAC may be used for a number of different applications such as sensor interfaces or sound output. The VDAC can generate high-resolution analog signals while the MCU is operating at low frequencies and with low total power consumption. Using DMA and a timer, the VDAC can be used to generate waveforms without any CPU intervention. The VDAC is available in all energy modes down to and including EM3.

3.8.7 Operational Amplifiers

The opamps are low power amplifiers with a high degree of flexibility targeting a wide variety of standard opamp application areas, and are available down to EM3. With flexible built-in programming for gain and interconnection they can be configured to support multiple common opamp functions. All pins are also available externally for filter configurations. Each opamp has a rail to rail input and a rail to rail output. They can be used in conjunction with the VDAC module or in stand-alone configurations. The opamps save energy, PCB space, and cost as compared with standalone opamps because they are integrated on-chip.

3.8.8 Liquid Crystal Display Driver (LCD)

The LCD driver is capable of driving a segmented LCD display with up to 8x36 segments. A voltage boost function enables it to provide the LCD display with higher voltage than the supply voltage for the device. A patented charge redistribution driver can reduce the LCD module supply current by up to 40%. In addition, an animation feature can run custom animations on the LCD display without any CPU intervention. The LCD driver can also remain active even in Energy Mode 2 and provides a Frame Counter interrupt that can wake-up the device on a regular basis for updating data.

3.9 Reset Management Unit (RMU)

The RMU is responsible for handling reset of the EFM32GG11. A wide range of reset sources are available, including several power supply monitors, pin reset, software controlled reset, core lockup reset, and watchdog reset.

3.10 Core and Memory

3.10.1 Processor Core

The ARM Cortex-M processor includes a 32-bit RISC processor integrating the following features and tasks in the system:

- ARM Cortex-M4 RISC processor with FPU achieving 1.25 Dhystone MIPS/MHz
- Memory Protection Unit (MPU) supporting up to 8 memory segments
- Embedded Trace Macrocell (ETM) for real-time trace and debug
- Up to 2048 kB flash program memory
 - Dual-bank memory with read-while-write support
- Up to 512 kB RAM data memory
- Configuration and event handling of all modules
- 2-pin Serial-Wire or 4-pin JTAG debug interface

3.12 Configuration Summary

The features of the EFM32GG11 are a subset of the feature set described in the device reference manual. The table below describes device specific implementation of the features. Remaining modules support full configuration.

Table 3.2. Configuration Summary

| Module | Configuration | Pin Connections |
|---------------|-----------------------------|---------------------------------|
| USART0 | IrDA, SmartCard | US0_TX, US0_RX, US0_CLK, US0_CS |
| USART1 | I ² S, SmartCard | US1_TX, US1_RX, US1_CLK, US1_CS |
| USART2 | IrDA, SmartCard, High-Speed | US2_TX, US2_RX, US2_CLK, US2_CS |
| USART3 | I ² S, SmartCard | US3_TX, US3_RX, US3_CLK, US3_CS |
| USART4 | I ² S, SmartCard | US4_TX, US4_RX, US4_CLK, US4_CS |
| USART5 | SmartCard | US5_TX, US5_RX, US5_CLK, US5_CS |
| TIMER0 | with DTI | TIM0_CC[2:0], TIM0_CDTI[2:0] |
| TIMER1 | - | TIM1_CC[3:0] |
| TIMER2 | with DTI | TIM2_CC[2:0], TIM2_CDTI[2:0] |
| TIMER3 | - | TIM3_CC[2:0] |
| TIMER4 | with DTI | TIM4_CC[2:0], TIM4_CDTI[2:0] |
| TIMER5 | - | TIM5_CC[2:0] |
| TIMER6 | with DTI | TIM6_CC[2:0], TIM6_CDTI[2:0] |
| WTIMER0 | with DTI | WTIM0_CC[2:0], WTIM0_CDTI[2:0] |
| WTIMER1 | - | WTIM1_CC[3:0] |
| WTIMER2 | - | WTIM2_CC[2:0] |
| WTIMER3 | - | WTIM3_CC[2:0] |

4.1.2 Operating Conditions

When assigning supply sources, the following requirements must be observed:

- VREGVDD must be greater than or equal to AVDD, DVDD and all IOVDD supplies.
- VREGVDD = AVDD
- DVDD \leq AVDD
- IOVDD \leq AVDD

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|--------------|--|----------------|-----|-----|-----|------|
| Note: | | | | | | |
| 1. | The minimum voltage required in bypass mode is calculated using R_{BYP} from the DCDC specification table. Requirements for other loads can be calculated as $V_{DVDD_min} + I_{LOAD} * R_{BYP_max}$. | | | | | |
| 2. | VREGVDD must be tied to AVDD. Both VREGVDD and AVDD minimum voltages must be satisfied for the part to operate. | | | | | |
| 3. | The system designer should consult the characteristic specs of the capacitor used on DECOUPLE to ensure its capacitance value stays within the specified bounds across temperature and DC bias. | | | | | |
| 4. | VSCALE0 to VSCALE2 voltage change transitions occur at a rate of 10 mV / usec for approximately 20 usec. During this transition, peak currents will be dependent on the value of the DECOUPLE output capacitor, from 35 mA (with a 1 μ F capacitor) to 70 mA (with a 2.7 μ F capacitor). | | | | | |
| 5. | When the CSEN peripheral is used with chopping enabled (CSEN_CTRL_CHOPEN = ENABLE), IOVDD must be equal to AVDD. | | | | | |
| 6. | The maximum limit on T_A may be lower due to device self-heating, which depends on the power dissipation of the specific application. T_A (max) = T_J (max) - (θ_{TAJA} x PowerDissipation). Refer to the Absolute Maximum Ratings table and the Thermal Characteristics table for T_J and θ_{TAJA} . | | | | | |

4.1.3 Thermal Characteristics

Table 4.3. Thermal Characteristics

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|-------------------------------------|---|-----------------------------------|-----|------|-----|------|
| Thermal resistance, QFN64 Package | THE _A _J _A _QFN64 | 4-Layer PCB, Air velocity = 0 m/s | — | 17.8 | — | °C/W |
| | | 4-Layer PCB, Air velocity = 1 m/s | — | 15.4 | — | °C/W |
| | | 4-Layer PCB, Air velocity = 2 m/s | — | 13.8 | — | °C/W |
| Thermal resistance, TQFP64 Package | THE _A _J _A _TQFP64 | 4-Layer PCB, Air velocity = 0 m/s | — | 33.9 | — | °C/W |
| | | 4-Layer PCB, Air velocity = 1 m/s | — | 32.1 | — | °C/W |
| | | 4-Layer PCB, Air velocity = 2 m/s | — | 30.1 | — | °C/W |
| Thermal resistance, TQFP100 Package | THE _A _J _A _TQFP100 | 4-Layer PCB, Air velocity = 0 m/s | — | 44.1 | — | °C/W |
| | | 4-Layer PCB, Air velocity = 1 m/s | — | 37.7 | — | °C/W |
| | | 4-Layer PCB, Air velocity = 2 m/s | — | 35.5 | — | °C/W |
| Thermal resistance, BGA112 Package | THE _A _J _A _BGA112 | 4-Layer PCB, Air velocity = 0 m/s | — | 42.0 | — | °C/W |
| | | 4-Layer PCB, Air velocity = 1 m/s | — | 37.0 | — | °C/W |
| | | 4-Layer PCB, Air velocity = 2 m/s | — | 35.3 | — | °C/W |
| Thermal resistance, BGA120 Package | THE _A _J _A _BGA120 | 4-Layer PCB, Air velocity = 0 m/s | — | 47.9 | — | °C/W |
| | | 4-Layer PCB, Air velocity = 1 m/s | — | 41.8 | — | °C/W |
| | | 4-Layer PCB, Air velocity = 2 m/s | — | 39.6 | — | °C/W |
| Thermal resistance, BGA152 Package | THE _A _J _A _BGA152 | 4-Layer PCB, Air velocity = 0 m/s | — | 35.7 | — | °C/W |
| | | 4-Layer PCB, Air velocity = 1 m/s | — | 31.0 | — | °C/W |
| | | 4-Layer PCB, Air velocity = 2 m/s | — | 29.5 | — | °C/W |
| Thermal resistance, BGA192 Package | THE _A _J _A _BGA192 | 4-Layer PCB, Air velocity = 0 m/s | — | 47.9 | — | °C/W |
| | | 4-Layer PCB, Air velocity = 1 m/s | — | 41.8 | — | °C/W |
| | | 4-Layer PCB, Air velocity = 2 m/s | — | 39.6 | — | °C/W |

4.1.9 Brown Out Detector (BOD)

Table 4.11. Brown Out Detector (BOD)


| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|------------------------|---------------------|------------------------------------|------|-----|------|---------|
| DVDD BOD threshold | V_{DVDBOD} | DVDD rising | — | — | 1.62 | V |
| | | DVDD falling (EM0/EM1) | 1.35 | — | — | V |
| | | DVDD falling (EM2/EM3) | TBD | — | — | V |
| DVDD BOD hysteresis | V_{DVDBOD_HYST} | | — | 18 | — | mV |
| DVDD BOD response time | t_{DVDBOD_DELAY} | Supply drops at 0.1V/ μ s rate | — | 2.4 | — | μ s |
| AVDD BOD threshold | V_{AVDBOD} | AVDD rising | — | — | 1.8 | V |
| | | AVDD falling (EM0/EM1) | 1.62 | — | — | V |
| | | AVDD falling (EM2/EM3) | TBD | — | — | V |
| AVDD BOD hysteresis | V_{AVDBOD_HYST} | | — | 20 | — | mV |
| AVDD BOD response time | t_{AVDBOD_DELAY} | Supply drops at 0.1V/ μ s rate | — | 2.4 | — | μ s |
| EM4 BOD threshold | $V_{EM4DBOD}$ | AVDD rising | — | — | 1.7 | V |
| | | AVDD falling | 1.45 | — | — | V |
| EM4 BOD hysteresis | V_{EM4BOD_HYST} | | — | 25 | — | mV |
| EM4 BOD response time | t_{EM4BOD_DELAY} | Supply drops at 0.1V/ μ s rate | — | 300 | — | μ s |

MII Receive Timing

Timing is specified with $3.0 \text{ V} \leq \text{IOVDD} \leq 3.8 \text{ V}$, 25 pF external loading, and slew rate for all GPIO set to 6 unless otherwise indicated.

Table 4.43. Ethernet MII Receive Timing


| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|--|-----------------------|----------------|-----|-----|-----|------|
| RX_CLK frequency | $F_{\text{RX_CLK}}$ | | — | 25 | — | MHz |
| RX_CLK duty cycle | $DC_{\text{RX_CLK}}$ | | 35 | — | 65 | % |
| Setup time, RXD[3:0], RX_DV, RX_ER valid to RX_CLK | t_{SU} | | 6 | — | — | ns |
| Hold time, RX_CLK to RXD[3:0], RX_DV, RX_ER change | t_{HD} | | 5 | — | — | ns |

**Figure 4.10. Ethernet MII Receive Timing****RMII Transmit Timing**

Timing is specified with $3.0 \text{ V} \leq \text{IOVDD} \leq 3.8 \text{ V}$, 25 pF external loading, and slew rate for all GPIO set to 6 unless otherwise indicated.

Table 4.44. Ethernet RMII Transmit Timing

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|--|------------------------|---------------------------|-----|-----|------|------|
| REF_CLK frequency | $F_{\text{REF_CLK}}$ | Output slew rate set to 7 | — | 50 | — | MHz |
| REF_CLK duty cycle | $DC_{\text{REF_CLK}}$ | | 35 | — | 65 | % |
| Output delay, REF_CLK to TXD[1:0], TX_EN | t_{OUT} | | 2.3 | — | 14.1 | ns |

**Figure 4.11. Ethernet RMII Transmit Timing**

SDIO DDR Mode Timing

Timing is specified for route location 0 at 1.8 V IOVDD with voltage scaling disabled. Slew rate for SD_CLK set to 6, all other GPIO set to 6, DRIVESTRENGTH = STRONG for all pins. SDIO_CTRL_TXDLYMUXSEL = 1. Loading between 5 and 10 pF on all pins or between 10 and 30 pF on all pins.

Table 4.49. SDIO DS Mode Timing (Location 0)

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|---|---------|-----------------------------------|------|------|-----|------|
| Clock frequency during data transfer | FSD_CLK | Using HFRCO, AUXHFRCO, or USHFRCO | — | — | 20 | MHz |
| | | Using HFXO | — | — | TBD | MHz |
| Clock low time | tWL | Using HFRCO, AUXHFRCO, or USHFRCO | 22.6 | — | — | ns |
| | | Using HFXO | TBD | — | — | ns |
| Clock high time | tWH | Using HFRCO, AUXHFRCO, or USHFRCO | 22.6 | — | — | ns |
| | | Using HFXO | TBD | — | — | ns |
| Clock rise time | tR | | 1.69 | 6.52 | — | ns |
| Clock fall time | tF | | 1.42 | 4.96 | — | ns |
| Input setup time, CMD valid to SD_CLK | tISU | | 6 | — | — | ns |
| Input hold time, SD_CLK to CMD change | tIH | | 1.8 | — | — | ns |
| Output delay time, SD_CLK to CMD valid | tODLY | | 0 | — | 16 | ns |
| Output hold time, SD_CLK to CMD change | tOH | | 0.8 | — | — | ns |
| Input setup time, DAT[0:3] valid to SD_CLK | tISU2X | | 6 | — | — | ns |
| Input hold time, SD_CLK to DAT[0:3] change | tIH2X | | 1.5 | — | — | ns |
| Output delay time, SD_CLK to DAT[0:3] valid | tODLY2X | | 0 | — | 16 | ns |
| Output hold time, SD_CLK to DAT[0:3] change | tOH2X | | 0.8 | — | — | ns |

4.2.2 DC-DC Converter

Default test conditions: CCM mode, LDCDC = 4.7 μ H, CDCDC = 4.7 μ F, VDCDC_I = 3.3 V, VDCDC_O = 1.8 V, FDCDC_LN = 7 MHz




Figure 4.29. DC-DC Converter Typical Performance Characteristics

| Pin Name | Pin(s) | Description | Pin Name | Pin(s) | Description |
|----------|---|---|----------|--------|--|
| PE8 | B4 | GPIO | PD11 | B5 | GPIO |
| PF8 | B6 | GPIO | PF6 | B7 | GPIO |
| VBUS | B8 | USB VBUS signal and auxiliary input to 5 V regulator. | PE5 | B9 | GPIO |
| VREGI | B10 | Input to 5 V regulator. | VREGO | B11 | Decoupling for 5 V regulator and regulator output. Power for USB PHY in USB-enabled OPNs |
| PA1 | C1 | GPIO | PA0 | C2 | GPIO |
| PE10 | C3 | GPIO | PD13 | C4 | GPIO (5V) |
| PD12 | C5 | GPIO | PF9 | C6 | GPIO |
| VSS | C7 D4 F9 G3 G9 H6 K4 K7 K10 L7 | Ground | PF2 | C8 | GPIO |
| PE6 | C9 | GPIO | PC10 | C10 | GPIO (5V) |
| PC11 | C11 | GPIO (5V) | PA3 | D1 | GPIO |
| PA2 | D2 | GPIO | PB15 | D3 | GPIO (5V) |
| IOVDD1 | D5 | Digital IO power supply 1. | PD9 | D6 | GPIO |
| IOVDD0 | D7 G8 H7 L4 | Digital IO power supply 0. | PF1 | D8 | GPIO (5V) |
| PE7 | D9 | GPIO | PC8 | D10 | GPIO (5V) |
| PC9 | D11 | GPIO (5V) | PA6 | E1 | GPIO |
| PA5 | E2 | GPIO | PA4 | E3 | GPIO |
| PB0 | E4 | GPIO | PF0 | E8 | GPIO (5V) |
| PE0 | E9 | GPIO (5V) | PE1 | E10 | GPIO (5V) |
| PE3 | E11 | GPIO | PB1 | F1 | GPIO |
| PB2 | F2 | GPIO | PB3 | F3 | GPIO |
| PB4 | F4 | GPIO | DVDD | F8 | Digital power supply. |
| PE2 | F10 | GPIO | DECOPPLE | F11 | Decouple output for on-chip voltage regulator. An external decoupling capacitor is required at this pin. |
| PB5 | G1 | GPIO | PB6 | G2 | GPIO |
| IOVDD2 | G4 | Digital IO power supply 2. | PC6 | G10 | GPIO |
| PC7 | G11 | GPIO | PC0 | H1 | GPIO (5V) |
| PC2 | H2 | GPIO (5V) | PD14 | H3 | GPIO (5V) |
| PA7 | H4 | GPIO | PA8 | H5 | GPIO |

| Pin Name | Pin(s) | Description | Pin Name | Pin(s) | Description |
|----------|---|----------------------------|----------|--------|--|
| PE8 | B4 | GPIO | PD11 | B5 | GPIO |
| PF8 | B6 | GPIO | PF6 | B7 | GPIO |
| PF3 | B8 | GPIO | PE5 | B9 | GPIO |
| PC12 | B10 | GPIO (5V) | PC13 | B11 | GPIO (5V) |
| PA1 | C1 | GPIO | PA0 | C2 | GPIO |
| PE10 | C3 | GPIO | PD13 | C4 | GPIO (5V) |
| PD12 | C5 | GPIO | PF9 | C6 | GPIO |
| VSS | C7 D4 F9 G3 G9 H6 K4 K7 K10 L7 | Ground | PF2 | C8 | GPIO |
| PE6 | C9 | GPIO | PC10 | C10 | GPIO (5V) |
| PC11 | C11 | GPIO (5V) | PA3 | D1 | GPIO |
| PA2 | D2 | GPIO | PB15 | D3 | GPIO (5V) |
| IOVDD1 | D5 | Digital IO power supply 1. | PD9 | D6 | GPIO |
| IOVDD0 | D7 G8 H7 L4 | Digital IO power supply 0. | PF1 | D8 | GPIO (5V) |
| PE7 | D9 | GPIO | PC8 | D10 | GPIO (5V) |
| PC9 | D11 | GPIO (5V) | PA6 | E1 | GPIO |
| PA5 | E2 | GPIO | PA4 | E3 | GPIO |
| PB0 | E4 | GPIO | PF0 | E8 | GPIO (5V) |
| PE0 | E9 | GPIO (5V) | PE1 | E10 | GPIO (5V) |
| PE3 | E11 | GPIO | PB1 | F1 | GPIO |
| PB2 | F2 | GPIO | PB3 | F3 | GPIO |
| PB4 | F4 | GPIO | DVDD | F8 | Digital power supply. |
| PE2 | F10 | GPIO | DECOPPLE | F11 | Decouple output for on-chip voltage regulator. An external decoupling capacitor is required at this pin. |
| PB5 | G1 | GPIO | PB6 | G2 | GPIO |
| IOVDD2 | G4 | Digital IO power supply 2. | PC6 | G10 | GPIO |
| PC7 | G11 | GPIO | PC0 | H1 | GPIO (5V) |
| PC2 | H2 | GPIO (5V) | PD14 | H3 | GPIO (5V) |
| PA7 | H4 | GPIO | PA8 | H5 | GPIO |
| PD8 | H8 | GPIO | PD5 | H9 | GPIO |
| PD6 | H10 | GPIO | PD7 | H11 | GPIO |

| Pin Name | Pin(s) | Description | Pin Name | Pin(s) | Description |
|----------|--------|-------------|----------|--------|---|
| PF2 | 78 | GPIO | VBUS | 79 | USB VBUS signal and auxiliary input to 5 V regulator. |
| PF12 | 80 | GPIO | PF5 | 81 | GPIO |
| PF6 | 84 | GPIO | PF7 | 85 | GPIO |
| PF8 | 86 | GPIO | PF9 | 87 | GPIO |
| PD9 | 88 | GPIO | PD10 | 89 | GPIO |
| PD11 | 90 | GPIO | PD12 | 91 | GPIO |
| PE8 | 92 | GPIO | PE9 | 93 | GPIO |
| PE10 | 94 | GPIO | PE11 | 95 | GPIO |
| PE12 | 96 | GPIO | PE13 | 97 | GPIO |
| PE14 | 98 | GPIO | PE15 | 99 | GPIO |
| PA15 | 100 | GPIO | | | |

Note:

1. GPIO with 5V tolerance are indicated by (5V).

| Pin Name | Pin(s) | Description | Pin Name | Pin(s) | Description |
|----------|--------|-------------------------------|----------|--------|---|
| PC4 | 13 | GPIO | PC5 | 14 | GPIO |
| PB7 | 15 | GPIO | PB8 | 16 | GPIO |
| PA8 | 17 | GPIO | PA12 | 18 | GPIO (5V) |
| PA14 | 19 | GPIO | RESETn | 20 | Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. |
| PB11 | 21 | GPIO | PB12 | 22 | GPIO |
| AVDD | 24 | Analog power supply. | PB13 | 25 | GPIO |
| PB14 | 26 | GPIO | PD0 | 28 | GPIO (5V) |
| PD1 | 29 | GPIO | PD2 | 30 | GPIO (5V) |
| PD3 | 31 | GPIO | PD4 | 32 | GPIO |
| PD5 | 33 | GPIO | PD6 | 34 | GPIO |
| PD7 | 35 | GPIO | PD8 | 36 | GPIO |
| PC7 | 37 | GPIO | VREGVSS | 38 | Voltage regulator VSS |
| VREGSW | 39 | DCDC regulator switching node | VREGVDD | 40 | Voltage regulator VDD input |
| DVDD | 41 | Digital power supply. | DECOPLE | 42 | Decouple output for on-chip voltage regulator. An external decoupling capacitor is required at this pin. |
| PE4 | 43 | GPIO | PE5 | 44 | GPIO |
| PE6 | 45 | GPIO | PE7 | 46 | GPIO |
| PC12 | 47 | GPIO (5V) | PC13 | 48 | GPIO (5V) |
| PF0 | 49 | GPIO (5V) | PF1 | 50 | GPIO (5V) |
| PF2 | 51 | GPIO | PF3 | 52 | GPIO |
| PF4 | 53 | GPIO | PF5 | 54 | GPIO |
| PE8 | 57 | GPIO | PE9 | 58 | GPIO |
| PE10 | 59 | GPIO | PE11 | 60 | GPIO |
| PE12 | 61 | GPIO | PE13 | 62 | GPIO |
| PE14 | 63 | GPIO | PE15 | 64 | GPIO |

Note:

1. GPIO with 5V tolerance are indicated by (5V).

5.18 EFM32GG11B4xx in QFN64 Device Pinout




Figure 5.18. EFM32GG11B4xx in QFN64 Device Pinout

The following table provides package pin connections and general descriptions of pin functionality. For detailed information on the supported features for each GPIO pin, see [5.20 GPIO Functionality Table](#) or [5.21 Alternate Functionality Overview](#).

Table 5.18. EFM32GG11B4xx in QFN64 Device Pinout

| Pin Name | Pin(s) | Description | Pin Name | Pin(s) | Description |
|----------|--------|----------------------------|----------|--------|-------------|
| VSS | 0 | Ground | PA0 | 1 | GPIO |
| PA1 | 2 | GPIO | PA2 | 3 | GPIO |
| PA3 | 4 | GPIO | PA4 | 5 | GPIO |
| PA5 | 6 | GPIO | PA6 | 7 | GPIO |
| IOVDD0 | 8 | Digital IO power supply 0. | PB3 | 9 | GPIO |
| | 26 | | | | |
| | 55 | | PB5 | 11 | GPIO |
| PB4 | 10 | GPIO | | | |

| Alternate | LOCATION | | |
|---------------|---|---|--|
| Functionality | 0 - 3 | 4 - 7 | Description |
| GPIO_EM4WU7 | 0: PB11 | | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU8 | 0: PF8 | | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU9 | 0: PE10 | | Pin can be used to wake the system up from EM4 |
| HFXTAL_N | 0: PB14 | | High Frequency Crystal negative pin. Also used as external optional clock input pin. |
| HFXTAL_P | 0: PB13 | | High Frequency Crystal positive pin. |
| I2C0_SCL | 0: PA1 1: PD7 2: PC7 3: PD15 | 4: PC1 5: PF1 6: PE13 7: PE5 | I2C0 Serial Clock Line input / output. |
| I2C0_SDA | 0: PA0 1: PD6 2: PC6 3: PD14 | 4: PC0 5: PF0 6: PE12 7: PE4 | I2C0 Serial Data input / output. |
| I2C1_SCL | 0: PC5 1: PB12 2: PE1 3: PD5 | 4: PF2 5: PH12 6: PH14 7: PI3 | I2C1 Serial Clock Line input / output. |
| I2C1_SDA | 0: PC4 1: PB11 2: PE0 3: PD4 | 4: PC11 5: PH11 6: PH13 7: PI2 | I2C1 Serial Data input / output. |
| I2C2_SCL | 0: PF5 1: PC15 2: PF11 3: PF12 | 4: PF14 5: PF3 6: PC13 7: PI5 | I2C2 Serial Clock Line input / output. |
| I2C2_SDA | 0: PE8 1: PC14 2: PF10 3: PF4 | 4: PF13 5: PF15 6: PC12 7: PI4 | I2C2 Serial Data input / output. |
| IDAC0_OUT | 0: PB11 | | IDAC0 output. |

| Alternate | LOCATION | | |
|---------------|--|---|---|
| Functionality | 0 - 3 | 4 - 7 | Description |
| LES_CH11 | 0: PC11 | | LESENSE channel 11. |
| LES_CH12 | 0: PC12 | | LESENSE channel 12. |
| LES_CH13 | 0: PC13 | | LESENSE channel 13. |
| LES_CH14 | 0: PC14 | | LESENSE channel 14. |
| LES_CH15 | 0: PC15 | | LESENSE channel 15. |
| LETIM0_OUT0 | 0: PD6 1: PB11 2: PF0 3: PC4 | 4: PE12 5: PC14 6: PA8 7: PB9 | Low Energy Timer LETIM0, output channel 0. |
| LETIM0_OUT1 | 0: PD7 1: PB12 2: PF1 3: PC5 | 4: PE13 5: PC15 6: PA9 7: PB10 | Low Energy Timer LETIM0, output channel 1. |
| LETIM1_OUT0 | 0: PA7 1: PA11 2: PA12 3: PC2 | 4: PB5 5: PB2 6: PG0 7: PG2 | Low Energy Timer LETIM1, output channel 0. |
| LETIM1_OUT1 | 0: PA6 1: PA13 2: PA14 3: PC3 | 4: PB6 5: PB1 6: PG1 7: PG3 | Low Energy Timer LETIM1, output channel 1. |
| LEU0_RX | 0: PD5 1: PB14 2: PE15 3: PF1 | 4: PA0 5: PC15 | LEUART0 Receive input. |
| LEU0_TX | 0: PD4 1: PB13 2: PE14 3: PF0 | 4: PF2 5: PC14 | LEUART0 Transmit output. Also used as receive input in half duplex communication. |
| LEU1_RX | 0: PC7 1: PA6 2: PD3 3: PB1 | 4: PB5 5: PH1 | LEUART1 Receive input. |
| LEU1_TX | 0: PC6 1: PA5 2: PD2 3: PB0 | 4: PB4 5: PH0 | LEUART1 Transmit output. Also used as receive input in half duplex communication. |

| Alternate | LOCATION | | |
|---------------|---|------------------------------|---|
| Functionality | 0 - 3 | 4 - 7 | Description |
| US1_CTS | 0: PB9 1: PD4 2: PF3 3: PC6 | 4: PC12 5: PB13 6: PH2 | USART1 Clear To Send hardware flow control input. |
| US1_RTS | 0: PB10 1: PD5 2: PF4 3: PC7 | 4: PC13 5: PB14 6: PH3 | USART1 Request To Send hardware flow control output. |
| US1_RX | 0: PC1 1: PD1 2: PD6 3: PF7 | 4: PC2 5: PA0 6: PA2 | USART1 Asynchronous Receive. USART1 Synchronous mode Master Input / Slave Output (MISO). |
| US1_TX | 0: PC0 1: PD0 2: PD7 3: PF6 | 4: PC1 5: PF2 6: PA14 | USART1 Asynchronous Transmit. Also used as receive input in half duplex communication. USART1 Synchronous mode Master Output / Slave Input (MOSI). |
| US2_CLK | 0: PC4 1: PB5 2: PA9 3: PA15 | 4: PF8 5: PF2 | USART2 clock input / output. |
| US2_CS | 0: PC5 1: PB6 2: PA10 3: PB11 | 4: PF9 5: PF5 | USART2 chip select input / output. |
| US2_CTS | 0: PC1 1: PB12 2: PA11 3: PB10 | 4: PC12 5: PD6 | USART2 Clear To Send hardware flow control input. |
| US2_RTS | 0: PC0 1: PB15 2: PA12 3: PC14 | 4: PC13 5: PD8 | USART2 Request To Send hardware flow control output. |
| US2_RX | 0: PC3 1: PB4 2: PA8 3: PA14 | 4: PF7 5: PF1 | USART2 Asynchronous Receive. USART2 Synchronous mode Master Input / Slave Output (MISO). |
| US2_TX | 0: PC2 1: PB3 2: PA7 3: PA13 | 4: PF6 5: PF0 | USART2 Asynchronous Transmit. Also used as receive input in half duplex communication. USART2 Synchronous mode Master Output / Slave Input (MOSI). |
| US3_CLK | 0: PA2 1: PD7 2: PD4 3: PG8 | 4: PG2 5: PI14 | USART3 clock input / output. |
| US3_CS | 0: PA3 1: PE4 2: PC14 3: PC0 | 4: PG3 5: PI15 | USART3 chip select input / output. |
| US3_CTS | 0: PA4 1: PE5 2: PD6 3: PG10 | 4: PG4 5: PG9 | USART3 Clear To Send hardware flow control input. |

Table 5.26. ACMP3 Bus and Pin Mapping

| | APORT4Y | APORT4X | APORT3Y | APORT3X | APORT2Y | APORT2X | APORT1Y | APORT1X | APORT0Y | APORT0X | Port |
|-------|---------|---------|---------|---------|---------|---------|---------|-----------|-----------|---------|------|
| BUSDY | BUSDX | BUSCY | BUSCX | BUSBY | BUSBX | BUSAY | BUSAX | BUSACMP3Y | BUSACMP3X | BUS | CH31 |
| PF15 | PF15 | | | PB15 | | PB15 | | | | | CH30 |
| PF14 | | PF14 | | PB14 | | | PB14 | | | | CH29 |
| PF13 | PF13 | | | PB13 | PB13 | | PB12 | | | | CH28 |
| PF12 | | PF12 | | PB12 | | PB11 | PB11 | | | | CH27 |
| PF10 | PF11 | PF11 | | PB10 | | PB9 | PB9 | PB10 | | | CH26 |
| PF8 | | PF9 | PF9 | | | | | | | | CH25 |
| PF7 | PF7 | | PF8 | | | | | | | | CH24 |
| PF6 | PF5 | PF5 | PF6 | PB6 | PB6 | PB5 | PB5 | PB6 | | | CH23 |
| PF4 | PF3 | PF3 | PF4 | PB4 | PB4 | PB3 | PB3 | PB4 | | | CH22 |
| PF2 | | PF2 | PF1 | PB2 | PB2 | PB1 | PB1 | PB2 | | | CH21 |
| PF0 | PE15 | PE15 | PF1 | PB0 | PB0 | PA15 | PA15 | PB0 | | | CH20 |
| PE14 | PE13 | PE13 | PE14 | PA14 | PA14 | PA13 | PA13 | PA14 | | | CH19 |
| PE12 | PE11 | PE11 | PE12 | PA12 | PA12 | PA11 | PA11 | PA12 | | | CH18 |
| PE10 | | PE10 | PE9 | PA10 | PA10 | | | PA10 | | | CH17 |
| PE8 | | PE8 | PE8 | PA8 | PA8 | | | PA9 | | | CH16 |
| PE6 | | PE7 | PE7 | | | PA7 | PA7 | | | | CH15 |
| PE5 | | PE5 | PE6 | PA6 | PA6 | | | PA6 | | | CH14 |
| PE4 | | | PE4 | PA4 | PA4 | | | PA5 | | | CH13 |
| PE1 | | | | | | PA3 | PA3 | | | | CH12 |
| PE0 | | | PE0 | PA0 | PA0 | | | PA2 | | | CH11 |
| | | | | | | PA1 | PA1 | | | | CH10 |
| | | | | | | | | PA0 | | | CH9 |
| | | | | | | | | | | | CH8 |
| | | | | | | | | | | | CH7 |
| | | | | | | | | | | | CH6 |
| | | | | | | | | | | | CH5 |
| | | | | | | | | | | | CH4 |
| | | | | | | | | | | | CH3 |
| | | | | | | | | | | | CH2 |
| | | | | | | | | | | | CH1 |
| | | | | | | | | | | | CH0 |

Table 8.2. BGA120 PCB Land Pattern Dimensions

| Dimension | Min | Nom | Max |
|-----------|-----|------|-----|
| X | | 0.20 | |
| C1 | | 6.00 | |
| C2 | | 6.00 | |
| E1 | | 0.5 | |
| E2 | | 0.5 | |

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.
3. This Land Pattern Design is based on the IPC-7351 guidelines.
4. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.
5. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
6. The stencil thickness should be 0.125 mm (5 mils).
7. The ratio of stencil aperture to land pad size should be 1:1.
8. A No-Clean, Type-3 solder paste is recommended.
9. The recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.