

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | ARM® Cortex®-M4   |
| Core Size                  | 32-Bit Single-Core  |
| Speed                      | 72MHz   |
| Connectivity               | CANbus, EBI/EMI, I²C, IrDA, LINbus, SmartCard, SPI, UART/USART  |
| Peripherals                | Brown-out Detect/Reset, DMA, LCD, POR, PWM, WDT   |
| Number of I/O              | 50  |
| Program Memory Size        | 2MB (2M x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 384K x 8  |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.8V   |
| Data Converters            | A/D 16x12b SAR; D/A 2x12b   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 125°C (TA)  |
| Mounting Type              | Surface Mount   |
| Package / Case             | 64-TQFP   |
| Supplier Device Package    | 64-TQFP (10x10)   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/silicon-labs/efm32gg11b510f2048iq64-b">https://www.e-xfl.com/product-detail/silicon-labs/efm32gg11b510f2048iq64-b</a> |

#### 4.1.1 Absolute Maximum Ratings

Stresses above those listed below may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. For more information on the available quality and reliability data, see the Quality and Reliability Monitor Report at <http://www.silabs.com/support/quality/pages/default.aspx>.

**Table 4.1. Absolute Maximum Ratings**

| Parameter  | Symbol                 | Test Condition                         | Min  | Typ | Max                      | Unit   |
|--|------------------------|--|------|-----|--------------------------|--------|
| Storage temperature range                        | T <sub>STG</sub>       |  | -50  | —   | 150                      | °C     |
| Voltage on supply pins other than VREGI and VBUS | V <sub>DDMAX</sub>     |  | -0.3 | —   | 3.8                      | V      |
| Voltage ramp rate on any supply pin              | V <sub>DDRAMPMAX</sub> |  | —    | —   | 1                        | V / μs |
| DC voltage on any GPIO pin                       | V <sub>DIGPIN</sub>    | 5V tolerant GPIO pins <sup>1 2 3</sup> | -0.3 | —   | Min of 5.25 and IOVDD +2 | V      |
|  |                        | LCD pins <sup>3</sup>                  | -0.3 | —   | Min of 3.8 and IOVDD +2  | V      |
|  |                        | Standard GPIO pins                     | -0.3 | —   | IOVDD+0.3                | V      |
| Total current into VDD power lines               | I <sub>VDDMAX</sub>    | Source                                 | —    | —   | 200                      | mA     |
| Total current into VSS ground lines              | I <sub>VSSMAX</sub>    | Sink                                   | —    | —   | 200                      | mA     |
| Current per I/O pin                              | I <sub>IOMAX</sub>     | Sink                                   | —    | —   | 50                       | mA     |
|  |                        | Source                                 | —    | —   | 50                       | mA     |
| Current for all I/O pins                         | I <sub>IOTALLMAX</sub> | Sink                                   | —    | —   | 200                      | mA     |
|  |                        | Source                                 | —    | —   | 200                      | mA     |
| Junction temperature                             | T <sub>J</sub>         | -G grade devices                       | -40  | —   | 105                      | °C     |
|  |                        | -I grade devices                       | -40  | —   | 125                      | °C     |
| Voltage on regulator supply pins VREGI and VBUS  | V <sub>VREGI</sub>     |  | -0.3 | —   | 5.5                      | V      |

**Note:**

- When a GPIO pin is routed to the analog module through the APOR, the maximum voltage = IOVDD.
- Valid for IOVDD in valid operating range or when IOVDD is undriven (high-Z). If IOVDD is connected to a low-impedance source below the valid operating range (e.g. IOVDD shorted to VSS), the pin voltage maximum is IOVDD + 0.3 V, to avoid exceeding the maximum IO current specifications.
- To operate above the IOVDD supply rail, over-voltage tolerance must be enabled according to the GPIO\_Px\_OVTDIS register. Pins with over-voltage tolerance disabled have the same limits as Standard GPIO.

**4.1.7.2 Current Consumption 3.3 V using DC-DC Converter**

Unless otherwise indicated, typical conditions are: VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = 1.8 V DC-DC output. T = 25 °C. Minimum and maximum values in this table represent the worst conditions across supply voltage and process variation at T = 25 °C.

**Table 4.8. Current Consumption 3.3 V using DC-DC Converter**

| Parameter  | Symbol      | Test Condition                                     | Min | Typ  | Max | Unit   |
|--|-------------|--|-----|------|-----|--------|
| Current consumption in EM0 mode with all peripherals disabled, DCDC in Low Noise DCM mode <sup>2</sup> | IACTIVE_DCM | 72 MHz HFRCO, CPU running Prime from flash         | —   | 80   | —   | µA/MHz |
|  |             | 72 MHz HFRCO, CPU running while loop from flash    | —   | 80   | —   | µA/MHz |
|  |             | 72 MHz HFRCO, CPU running CoreMark loop from flash | —   | 92   | —   | µA/MHz |
|  |             | 50 MHz crystal, CPU running while loop from flash  | —   | 84   | —   | µA/MHz |
|  |             | 48 MHz HFRCO, CPU running while loop from flash    | —   | 84   | —   | µA/MHz |
|  |             | 32 MHz HFRCO, CPU running while loop from flash    | —   | 90   | —   | µA/MHz |
|  |             | 26 MHz HFRCO, CPU running while loop from flash    | —   | 94   | —   | µA/MHz |
|  |             | 16 MHz HFRCO, CPU running while loop from flash    | —   | 109  | —   | µA/MHz |
|  |             | 1 MHz HFRCO, CPU running while loop from flash     | —   | 698  | —   | µA/MHz |
| Current consumption in EM0 mode with all peripherals disabled, DCDC in Low Noise CCM mode <sup>1</sup> | IACTIVE_CCM | 72 MHz HFRCO, CPU running Prime from flash         | —   | 84   | —   | µA/MHz |
|  |             | 72 MHz HFRCO, CPU running while loop from flash    | —   | 84   | —   | µA/MHz |
|  |             | 72 MHz HFRCO, CPU running CoreMark loop from flash | —   | 95   | —   | µA/MHz |
|  |             | 50 MHz crystal, CPU running while loop from flash  | —   | 91   | —   | µA/MHz |
|  |             | 48 MHz HFRCO, CPU running while loop from flash    | —   | 92   | —   | µA/MHz |
|  |             | 32 MHz HFRCO, CPU running while loop from flash    | —   | 104  | —   | µA/MHz |
|  |             | 26 MHz HFRCO, CPU running while loop from flash    | —   | 113  | —   | µA/MHz |
|  |             | 16 MHz HFRCO, CPU running while loop from flash    | —   | 142  | —   | µA/MHz |
|  |             | 1 MHz HFRCO, CPU running while loop from flash     | —   | 1264 | —   | µA/MHz |

**4.1.7.3 Current Consumption 1.8 V without DC-DC Converter**

Unless otherwise indicated, typical conditions are: VREGVDD = AVDD = DVDD = 1.8 V. T = 25 °C. DCDC is off. Minimum and maximum values in this table represent the worst conditions across supply voltage and process variation at T = 25 °C.

**Table 4.9. Current Consumption 1.8 V without DC-DC Converter**

| Parameter   | Symbol                 | Test Condition  | Min | Typ | Max | Unit   |
|---|------------------------|---|-----|-----|-----|--------|
| Current consumption in EM0 mode with all peripherals disabled                             | I <sub>ACTIVE</sub>    | 72 MHz HFRCO, CPU running Prime from flash                            | —   | 120 | —   | µA/MHz |
|   |                        | 72 MHz HFRCO, CPU running while loop from flash                       | —   | 120 | —   | µA/MHz |
|   |                        | 72 MHz HFRCO, CPU running CoreMark loop from flash                    | —   | 140 | —   | µA/MHz |
|   |                        | 50 MHz crystal, CPU running while loop from flash                     | —   | 122 | —   | µA/MHz |
|   |                        | 48 MHz HFRCO, CPU running while loop from flash                       | —   | 122 | —   | µA/MHz |
|   |                        | 32 MHz HFRCO, CPU running while loop from flash                       | —   | 124 | —   | µA/MHz |
|   |                        | 26 MHz HFRCO, CPU running while loop from flash                       | —   | 126 | —   | µA/MHz |
|   |                        | 16 MHz HFRCO, CPU running while loop from flash                       | —   | 131 | —   | µA/MHz |
|   |                        | 1 MHz HFRCO, CPU running while loop from flash                        | —   | 315 | —   | µA/MHz |
| Current consumption in EM0 mode with all peripherals disabled and voltage scaling enabled | I <sub>ACTIVE_VS</sub> | 19 MHz HFRCO, CPU running while loop from flash                       | —   | 107 | —   | µA/MHz |
|   |                        | 1 MHz HFRCO, CPU running while loop from flash                        | —   | 259 | —   | µA/MHz |
| Current consumption in EM1 mode with all peripherals disabled                             | I <sub>EM1</sub>       | 72 MHz HFRCO  | —   | 57  | —   | µA/MHz |
|   |                        | 50 MHz crystal  | —   | 59  | —   | µA/MHz |
|   |                        | 48 MHz HFRCO  | —   | 59  | —   | µA/MHz |
|   |                        | 32 MHz HFRCO  | —   | 61  | —   | µA/MHz |
|   |                        | 26 MHz HFRCO  | —   | 63  | —   | µA/MHz |
|   |                        | 16 MHz HFRCO  | —   | 68  | —   | µA/MHz |
|   |                        | 1 MHz HFRCO   | —   | 252 | —   | µA/MHz |
| Current consumption in EM1 mode with all peripherals disabled and voltage scaling enabled | I <sub>EM1_VS</sub>    | 19 MHz HFRCO  | —   | 55  | —   | µA/MHz |
|   |                        | 1 MHz HFRCO   | —   | 207 | —   | µA/MHz |
| Current consumption in EM2 mode, with voltage scaling enabled                             | I <sub>EM2_VS</sub>    | Full 512 kB RAM retention and RTCC running from LFXO                  | —   | 3.7 | —   | µA     |
|   |                        | Full 512 kB RAM retention and RTCC running from LFRCO                 | —   | 4.0 | —   | µA     |
|   |                        | 16 kB (1 bank) RAM retention and RTCC running from LFRCO <sup>2</sup> | —   | 2.5 | —   | µA     |

| Parameter  | Symbol               | Test Condition  | Min | Typ  | Max | Unit |
|--|----------------------|---|-----|------|-----|------|
| Current consumption in EM3 mode, with voltage scaling enabled                  | I <sub>EM3_VS</sub>  | Full 512 kB RAM retention and CRYOTIMER running from ULFR-CO  | —   | 3.4  | —   | µA   |
| Current consumption in EM4H mode, with voltage scaling enabled                 | I <sub>EM4H_VS</sub> | 128 byte RAM retention, RTCC running from LFXO  | —   | 0.94 | —   | µA   |
|  |                      | 128 byte RAM retention, CRYOTIMER running from ULFRCO   | —   | 0.56 | —   | µA   |
|  |                      | 128 byte RAM retention, no RTCC   | —   | 0.56 | —   | µA   |
| Current consumption in EM4S mode   | I <sub>EM4S</sub>    | No RAM retention, no RTCC   | —   | 0.1  | —   | µA   |
| Current consumption of peripheral power domain 1, with voltage scaling enabled | I <sub>PD1_VS</sub>  | Additional current consumption in EM2/3 when any peripherals on power domain 1 are enabled <sup>1</sup> | —   | 0.68 | —   | µA   |
| Current consumption of peripheral power domain 2, with voltage scaling enabled | I <sub>PD2_VS</sub>  | Additional current consumption in EM2/3 when any peripherals on power domain 2 are enabled <sup>1</sup> | —   | 0.28 | —   | µA   |

**Note:**

1. Extra current consumed by power domain. Does not include current associated with the enabled peripherals. See [3.2.4 EM2 and EM3 Power Domains](#) for a list of the peripherals in each power domain.
2. CMU\_LFRCOCTRL\_ENVREF = 1, CMU\_LFRCOCTRL\_VREFUPDATE = 1

| Parameter   | Symbol      | Test Condition  | Min | Typ      | Max | Unit |
|---|-------------|---|-----|----------|-----|------|
| Hysteresis ( $V_{CM} = 1.25$ V,<br>$\text{BIASPROG}^4 = 0x10$ , FULL-BIAS <sup>4</sup> = 1) | VACMPHYST   | HYSTSEL <sup>5</sup> = HYST0                            | TBD | 0        | TBD | mV   |
|   |             | HYSTSEL <sup>5</sup> = HYST1                            | TBD | 18       | TBD | mV   |
|   |             | HYSTSEL <sup>5</sup> = HYST2                            | TBD | 33       | TBD | mV   |
|   |             | HYSTSEL <sup>5</sup> = HYST3                            | TBD | 46       | TBD | mV   |
|   |             | HYSTSEL <sup>5</sup> = HYST4                            | TBD | 57       | TBD | mV   |
|   |             | HYSTSEL <sup>5</sup> = HYST5                            | TBD | 68       | TBD | mV   |
|   |             | HYSTSEL <sup>5</sup> = HYST6                            | TBD | 79       | TBD | mV   |
|   |             | HYSTSEL <sup>5</sup> = HYST7                            | TBD | 90       | TBD | mV   |
|   |             | HYSTSEL <sup>5</sup> = HYST8                            | TBD | 0        | TBD | mV   |
|   |             | HYSTSEL <sup>5</sup> = HYST9                            | TBD | -18      | TBD | mV   |
|   |             | HYSTSEL <sup>5</sup> = HYST10                           | TBD | -33      | TBD | mV   |
|   |             | HYSTSEL <sup>5</sup> = HYST11                           | TBD | -45      | TBD | mV   |
|   |             | HYSTSEL <sup>5</sup> = HYST12                           | TBD | -57      | TBD | mV   |
|   |             | HYSTSEL <sup>5</sup> = HYST13                           | TBD | -67      | TBD | mV   |
|   |             | HYSTSEL <sup>5</sup> = HYST14                           | TBD | -78      | TBD | mV   |
|   |             | HYSTSEL <sup>5</sup> = HYST15                           | TBD | -88      | TBD | mV   |
| Comparator delay <sup>3</sup>   | tACMPDELAY  | BIASPROG <sup>4</sup> = 1, FULLBIAS <sup>4</sup> = 0    | —   | 30       | —   | μs   |
|   |             | BIASPROG <sup>4</sup> = 0x10, FULLBIAS <sup>4</sup> = 0 | —   | 3.7      | —   | μs   |
|   |             | BIASPROG <sup>4</sup> = 0x02, FULLBIAS <sup>4</sup> = 1 | —   | 360      | —   | ns   |
|   |             | BIASPROG <sup>4</sup> = 0x20, FULLBIAS <sup>4</sup> = 1 | —   | 35       | —   | ns   |
| Offset voltage  | VACMPOFFSET | BIASPROG <sup>4</sup> = 0x10, FULLBIAS <sup>4</sup> = 1 | TBD | —        | TBD | mV   |
| Reference voltage   | VACMPREF    | Internal 1.25 V reference                               | TBD | 1.25     | TBD | V    |
|   |             | Internal 2.5 V reference                                | TBD | 2.5      | TBD | V    |
| Capacitive sense internal resistance  | RCSRES      | CSRESSEL <sup>6</sup> = 0                               | —   | infinite | —   | kΩ   |
|   |             | CSRESSEL <sup>6</sup> = 1                               | —   | 15       | —   | kΩ   |
|   |             | CSRESSEL <sup>6</sup> = 2                               | —   | 27       | —   | kΩ   |
|   |             | CSRESSEL <sup>6</sup> = 3                               | —   | 39       | —   | kΩ   |
|   |             | CSRESSEL <sup>6</sup> = 4                               | —   | 51       | —   | kΩ   |
|   |             | CSRESSEL <sup>6</sup> = 5                               | —   | 100      | —   | kΩ   |
|   |             | CSRESSEL <sup>6</sup> = 6                               | —   | 162      | —   | kΩ   |
|   |             | CSRESSEL <sup>6</sup> = 7                               | —   | 235      | —   | kΩ   |

| Parameter    | Symbol  | Test Condition  | Min | Typ | Max | Unit |
|--------------|---------|---|-----|-----|-----|------|
| <b>Note:</b> |         |   |     |     |     |      |
| 1.           | ACMPVDD | is a supply chosen by the setting in ACMPn_CTRL_PWRSEL and may be IOVDD, AVDD or DVDD.  |     |     |     |      |
| 2.           |         | The total ACMP current is the sum of the contributions from the ACMP and its internal voltage reference. $I_{ACMPTOTAL} = I_{ACMP} + I_{ACMPREF}$ . |     |     |     |      |
| 3.           |         | $\pm 100$ mV differential drive.  |     |     |     |      |
| 4.           |         | In ACMPn_CTRL register.   |     |     |     |      |
| 5.           |         | In ACMPn_HYSTERESIS registers.  |     |     |     |      |
| 6.           |         | In ACMPn_INPUTSEL register.   |     |     |     |      |

| Parameter   | Symbol          | Test Condition  | Min | Typ  | Max | Unit   |
|---|-----------------|---|-----|------|-----|--------|
| Supply current, continuous conversions, WARMUP-MODE=KEEPSENWARM   | I_CSEN_ACTIVE   | SAR or Delta Modulation conversions of 33 pF capacitor, CS0CG=0 (Gain = 10x), always on | —   | 90.5 | —   | µA     |
| HFPERCLK supply current   | I_CSEN_HFPERCLK | Current contribution from HFPERCLK when clock to CSEN block is enabled.                 | —   | 2.25 | —   | µA/MHz |
| <b>Note:</b>  |                 |   |     |      |     |        |
| 1. Current is specified with a total external capacitance of 33 pF per channel. Average current is dependent on how long the module is actively sampling channels within the scan period, and scales with the number of samples acquired. Supply current for a specific application can be estimated by multiplying the current per sample by the total number of samples per period (total_current = single_sample_current * (number_of_channels * accumulation)). |                 |   |     |      |     |        |

**4.1.19 Operational Amplifier (OPAMP)**

Unless otherwise indicated, specified conditions are: Non-inverting input configuration, VDD = 3.3 V, DRIVESTRENGTH = 2, MAINOUTEN = 1, CLOAD = 75 pF with OUTSCALE = 0, or CLOAD = 37.5 pF with OUTSCALE = 1. Unit gain buffer and 3X-gain connection as specified in table footnotes<sup>8</sup> 1.

**Table 4.27. Operational Amplifier (OPAMP)**

| Parameter                     | Symbol            | Test Condition   | Min              | Typ  | Max                   | Unit |
|-------------------------------|-------------------|--|------------------|------|-----------------------|------|
| Supply voltage (from AVDD)    | V <sub>OPA</sub>  | HCMDIS = 0, Rail-to-rail input range   | 2                | —    | 3.8                   | V    |
|                               |                   | HCMDIS = 1   | 1.62             | —    | 3.8                   | V    |
| Input voltage                 | V <sub>IN</sub>   | HCMDIS = 0, Rail-to-rail input range   | V <sub>VSS</sub> | —    | V <sub>OPA</sub>      | V    |
|                               |                   | HCMDIS = 1   | V <sub>VSS</sub> | —    | V <sub>OPA</sub> -1.2 | V    |
| Input impedance               | R <sub>IN</sub>   |  | 100              | —    | —                     | MΩ   |
| Output voltage                | V <sub>OUT</sub>  |  | V <sub>VSS</sub> | —    | V <sub>OPA</sub>      | V    |
| Load capacitance <sup>2</sup> | C <sub>LOAD</sub> | OUTSCALE = 0   | —                | —    | 75                    | pF   |
|                               |                   | OUTSCALE = 1   | —                | —    | 37.5                  | pF   |
| Output impedance              | R <sub>OUT</sub>  | DRIVESTRENGTH = 2 or 3, 0.4 V ≤ V <sub>OUT</sub> ≤ V <sub>OPA</sub> - 0.4 V, -8 mA < I <sub>OUT</sub> < 8 mA, Buffer connection, Full supply range     | —                | 0.25 | —                     | Ω    |
|                               |                   | DRIVESTRENGTH = 0 or 1, 0.4 V ≤ V <sub>OUT</sub> ≤ V <sub>OPA</sub> - 0.4 V, -400 μA < I <sub>OUT</sub> < 400 μA, Buffer connection, Full supply range | —                | 0.6  | —                     | Ω    |
|                               |                   | DRIVESTRENGTH = 2 or 3, 0.1 V ≤ V <sub>OUT</sub> ≤ V <sub>OPA</sub> - 0.1 V, -2 mA < I <sub>OUT</sub> < 2 mA, Buffer connection, Full supply range     | —                | 0.4  | —                     | Ω    |
|                               |                   | DRIVESTRENGTH = 0 or 1, 0.1 V ≤ V <sub>OUT</sub> ≤ V <sub>OPA</sub> - 0.1 V, -100 μA < I <sub>OUT</sub> < 100 μA, Buffer connection, Full supply range | —                | 1    | —                     | Ω    |
| Internal closed-loop gain     | G <sub>CCL</sub>  | Buffer connection  | TBD              | 1    | TBD                   | -    |
|                               |                   | 3x Gain connection   | TBD              | 2.99 | TBD                   | -    |
|                               |                   | 16x Gain connection  | TBD              | 15.7 | TBD                   | -    |
| Active current <sup>4</sup>   | I <sub>OPA</sub>  | DRIVESTRENGTH = 3, OUTSCALE = 0  | —                | 580  | —                     | μA   |
|                               |                   | DRIVESTRENGTH = 2, OUTSCALE = 0  | —                | 176  | —                     | μA   |
|                               |                   | DRIVESTRENGTH = 1, OUTSCALE = 0  | —                | 13   | —                     | μA   |
|                               |                   | DRIVESTRENGTH = 0, OUTSCALE = 0  | —                | 4.7  | —                     | μA   |

**EBI Read Enable Output Timing**

Timing applies to both EBI\_REn and EBI\_NANDREn for all addressing modes and both polarities. Output timing for EBI\_AD applies only to multiplexed addressing modes D8A24ALE and D16A16ALE. All numbers are based on route locations 0,1,2 only (with all EBI alternate functions using the same location at the same time). Timing is specified at 10% and 90% of IOVDD, 25 pF external loading, and slew rate for all GPIO set to 6.

**Table 4.38. EBI Read Enable Output Timing**

| Parameter   | Symbol                 | Test Condition | Min  | Typ | Max | Unit |
|---|------------------------|----------------|--|-----|-----|------|
| Output hold time, from trailing EBI_REn / EBI_NANDREn edge to EBI_AD, EBI_A, EBI_CS <sub>n</sub> , EBI_BL <sub>n</sub> invalid            | t <sub>OH_REn</sub>    | IOVDD ≥ 1.62 V | -23 + (RDHOLD * t <sub>HFCOR-ECLK</sub> )        | —   | —   | ns   |
|   |                        | IOVDD ≥ 3.0 V  | -13 + (RDHOLD * t <sub>HFCOR-ECLK</sub> )        | —   | —   | ns   |
| Output setup time, from EBI_AD, EBI_A, EBI_CS <sub>n</sub> , EBI_BL <sub>n</sub> valid to leading EBI_REn / EBI_NANDREn edge <sup>1</sup> | t <sub>OSU_REn</sub>   | IOVDD ≥ 1.62 V | -12 + (RDSETUP * t <sub>HFCOR-ECLK</sub> )       | —   | —   | ns   |
|   |                        | IOVDD ≥ 3.0 V  | -11 + (RDSETUP * t <sub>HFCOR-ECLK</sub> )       | —   | —   | ns   |
| EBI_REn pulse width <sup>1,2</sup>  | t <sub>WIDTH_REn</sub> | IOVDD ≥ 1.62 V | -6 + (MAX(1, RDSTRB) * t <sub>HFCOR-ECLK</sub> ) | —   | —   | ns   |
|   |                        | IOVDD ≥ 3.0 V  | -4 + (MAX(1, RDSTRB) * t <sub>HFCOR-ECLK</sub> ) | —   | —   | ns   |

**Note:**

1. The figure shows the timing for the case that the half strobe length functionality is not used, i.e. HALFRE=0. The leading edge of EBI\_REn can be moved to the right by setting HALFRE=1. This decreases the length of t<sub>WIDTH\_REn</sub> and increases the length of t<sub>OSU\_REn</sub> by 1/2 \* t<sub>HFCLKNODIV</sub>.
2. When page mode is used, RDSTRB is replaced by RDPA for page hits.




Figure 4.16. SDIO DDR Mode Timing

**SDIO MMC SDR Mode Timing at 3.0 V**

Timing is specified for route location 0 at 3.0 V IOVDD with voltage scaling disabled. Slew rate for SD\_CLK set to 7, all other GPIO set to 6, DRIVESTRENGTH = STRONG for all pins. SDIO\_CTRL\_TXDLYMUXSEL = 1. Loading between 5 and 10 pF on all pins or between 10 and 20 pF on all pins.

**Table 4.51. SDIO MMC SDR Mode Timing (Location 0, 3V I/O)**



| Parameter  | Symbol  | Test Condition                    | Min  | Typ  | Max | Unit |
|--|---------|-----------------------------------|------|------|-----|------|
| Clock frequency during data transfer             | FSD_CLK | Using HFRCO, AUXHFRCO, or USHFRCO | —    | —    | 48  | MHz  |
|  |         | Using HFXO                        | —    | —    | TBD | MHz  |
| Clock low time                                   | tWL     | Using HFRCO, AUXHFRCO, or USHFRCO | 9.4  | —    | —   | ns   |
|  |         | Using HFXO                        | TBD  | —    | —   | ns   |
| Clock high time                                  | tWH     | Using HFRCO, AUXHFRCO, or USHFRCO | 9.4  | —    | —   | ns   |
|  |         | Using HFXO                        | TBD  | —    | —   | ns   |
| Clock rise time                                  | tR      |                                   | 1.96 | 3.87 | —   | ns   |
| Clock fall time                                  | tF      |                                   | 1.67 | 3.31 | —   | ns   |
| Input setup time, CMD, DAT[0:7] valid to SD_CLK  | tISU    |                                   | 5.3  | —    | —   | ns   |
| Input hold time, SD_CLK to CMD, DAT[0:7] change  | tIH     |                                   | 2.5  | —    | —   | ns   |
| Output delay time, SD_CLK to CMD, DAT[0:7] valid | tODLY   |                                   | 0    | —    | 16  | ns   |
| Output hold time, SD_CLK to CMD, DAT[0:7] change | tOH     |                                   | 3    | —    | —   | ns   |

**QSPI DDR Mode Timing (Locations 1, 2)**

Timing is specified with voltage scaling disabled, PHY-mode, route locations other than 0, TX DLL = 53, RX DLL = 88, 20-25 pF loading per GPIO, and slew rate for all GPIO set to 6, DRIVESTRENGTH = STRONG.


**Table 4.57. QSPI DDR Mode Timing (Locations 1, 2)**

| Parameter        | Symbol          | Test Condition           | Min                                | Typ | Max       | Unit |
|------------------|-----------------|--------------------------|------------------------------------|-----|-----------|------|
| Half SCLK period | T/2             | HFXO                     | (1/F <sub>SCLK</sub> ) * 0.4 - 0.4 | —   | —         | ns   |
|                  |                 | HFRCO, AUXHFRCO, USHFRCO | (1/F <sub>SCLK</sub> ) * 0.44      | —   | —         | ns   |
| Output valid     | t <sub>OV</sub> |                          | —                                  | —   | T/2 - 6.6 | ns   |
| Output hold      | t <sub>OH</sub> |                          | T/2 - 52.2                         | —   | —         | ns   |
| Input setup      | t <sub>SU</sub> |                          | 44.8                               | —   | —         | ns   |
| Input hold       | t <sub>H</sub>  |                          | -2.4                               | —   | —         | ns   |

**Figure 4.22. QSPI DDR Timing Diagrams****QSPI DDR Flash Timing Example**

This example uses timing values for location 0 (DDR mode) to demonstrate the calculation of allowable flash timing using the QSPI in DDR mode.

- Using a configured SCLK frequency ( $F_{SCLK}$ ) of 8 MHz from the HFXO clock source:
- The resulting minimum half-period,  $T/2(\min) = (1/F_{SCLK}) * 0.4 - 0.4 = 49.6 \text{ ns}$ .
- Flash will see a minimum setup time of  $T/2 - t_{OV} = T/2 - (T/2 - 5.0) = 5.0 \text{ ns}$ .
- Flash will see a minimum hold time of  $t_{OH} = T/2 - 39.4 = 49.6 - 39.4 = 10.2 \text{ ns}$ .
- Flash can have a maximum output valid time of  $T/2 - t_{SU} = T/2 - 33.1 = 49.6 - 33.1 = 16.5 \text{ ns}$ .
- Flash can have a minimum output hold time of  $t_H = -0.9 \text{ ns}$ .



**Figure 4.27. EM0 and EM1 Mode Typical Supply Current vs. Supply**

Typical supply current for EM2, EM3 and EM4H using standard software libraries from Silicon Laboratories.

| Pin Name | Pin(s) | Description                   | Pin Name | Pin(s) | Description   |
|----------|--------|-------------------------------|----------|--------|---|
| PC4      | 13     | GPIO                          | PC5      | 14     | GPIO  |
| PB7      | 15     | GPIO                          | PB8      | 16     | GPIO  |
| PA8      | 17     | GPIO                          | PA12     | 18     | GPIO (5V)   |
| PA14     | 19     | GPIO                          | RESETn   | 20     | Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. |
| PB11     | 21     | GPIO                          | PB12     | 22     | GPIO  |
| AVDD     | 24     | Analog power supply.          | PB13     | 25     | GPIO  |
| PB14     | 26     | GPIO                          | PD0      | 28     | GPIO (5V)   |
| PD1      | 29     | GPIO                          | PD2      | 30     | GPIO (5V)   |
| PD3      | 31     | GPIO                          | PD4      | 32     | GPIO  |
| PD5      | 33     | GPIO                          | PD6      | 34     | GPIO  |
| PD7      | 35     | GPIO                          | PD8      | 36     | GPIO  |
| PC7      | 37     | GPIO                          | VREGVSS  | 38     | Voltage regulator VSS   |
| VREGSW   | 39     | DCDC regulator switching node | VREGVDD  | 40     | Voltage regulator VDD input   |
| DVDD     | 41     | Digital power supply.         | DECOPLE  | 42     | Decouple output for on-chip voltage regulator. An external decoupling capacitor is required at this pin.  |
| PE4      | 43     | GPIO                          | PE5      | 44     | GPIO  |
| PE6      | 45     | GPIO                          | PE7      | 46     | GPIO  |
| PC12     | 47     | GPIO (5V)                     | PC13     | 48     | GPIO (5V)   |
| PF0      | 49     | GPIO (5V)                     | PF1      | 50     | GPIO (5V)   |
| PF2      | 51     | GPIO                          | PF3      | 52     | GPIO  |
| PF4      | 53     | GPIO                          | PF5      | 54     | GPIO  |
| PE8      | 57     | GPIO                          | PE9      | 58     | GPIO  |
| PE10     | 59     | GPIO                          | PE11     | 60     | GPIO  |
| PE12     | 61     | GPIO                          | PE13     | 62     | GPIO  |
| PE14     | 63     | GPIO                          | PE15     | 64     | GPIO  |

**Note:**

1. GPIO with 5V tolerance are indicated by (5V).

| Pin Name | Pin(s) | Description  | Pin Name | Pin(s)   | Description   |
|----------|--------|--|----------|----------|---|
| PC4      | 13     | GPIO   | PC5      | 14       | GPIO  |
| PB7      | 15     | GPIO   | PB8      | 16       | GPIO  |
| PA8      | 17     | GPIO   | PA9      | 18       | GPIO  |
| PA10     | 19     | GPIO   | RESETn   | 20       | Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. |
| PB11     | 21     | GPIO   | AVDD     | 23<br>27 | Analog power supply.  |
| PB13     | 24     | GPIO   | PB14     | 25       | GPIO  |
| PD0      | 28     | GPIO (5V)  | PD1      | 29       | GPIO  |
| PD2      | 30     | GPIO (5V)  | PD3      | 31       | GPIO  |
| PD4      | 32     | GPIO   | PD5      | 33       | GPIO  |
| PD6      | 34     | GPIO   | PD7      | 35       | GPIO  |
| PD8      | 36     | GPIO   | PC6      | 37       | GPIO  |
| PC7      | 38     | GPIO   | DVDD     | 39       | Digital power supply.   |
| DECUPLE  | 40     | Decouple output for on-chip voltage regulator. An external decoupling capacitor is required at this pin. | PC8      | 41       | GPIO (5V)   |
| PC9      | 42     | GPIO (5V)  | PC10     | 43       | GPIO (5V)   |
| PC11     | 44     | GPIO (5V)  | PC12     | 45       | GPIO (5V)   |
| PC13     | 46     | GPIO (5V)  | PC14     | 47       | GPIO (5V)   |
| PC15     | 48     | GPIO (5V)  | PF0      | 49       | GPIO (5V)   |
| PF1      | 50     | GPIO (5V)  | PF2      | 51       | GPIO  |
| PF3      | 52     | GPIO   | PF4      | 53       | GPIO  |
| PF5      | 54     | GPIO   | PE8      | 57       | GPIO  |
| PE9      | 58     | GPIO   | PE10     | 59       | GPIO  |
| PE11     | 60     | GPIO   | PE12     | 61       | GPIO  |
| PE13     | 62     | GPIO   | PE14     | 63       | GPIO  |
| PE15     | 64     | GPIO   |          |          |   |

**Note:**

1. GPIO with 5V tolerance are indicated by (5V).

## 5.20 GPIO Functionality Table

A wide selection of alternate functionality is available for multiplexing to various pins. The following table shows the name of each GPIO pin, followed by the functionality available on that pin. Refer to [5.21 Alternate Functionality Overview](#) for a list of GPIO locations available for each function.

**Table 5.20. GPIO Functionality Table**

| GPIO Name | Pin Alternate Functionality / Description |                           |  |   |   |
|-----------|---|---------------------------|--|---|---|
|           | Analog                                    | EBI                       | Timers   | Communication   | Other   |
| PA15      | BUSAY BUSBX<br>LCD_SEG12                  | EBI_AD08 #0               | TIM3_CC2 #0  | ETH_MIIRXCLK #0<br>ETH_MDIO #3<br>US2_CLK #3  | PRS_CH15 #0   |
| PE15      | BUSCY BUSDX<br>LCD_SEG11                  | EBI_AD07 #0               | TIM2_CDTI2 #2<br>TIM3_CC1 #0                                   | ETH_RMIITXD0 #0<br>ETH_MIIRXD3 #0<br>SDIO_CMD #1<br>US0 RTS #0<br>QSPI0_DQS #1<br>LEU0_RX #2  | PRS_CH14 #2<br>ETM_TD3 #4   |
| PE14      | BUSDY BUSCX<br>LCD_SEG10                  | EBI_AD06 #0               | TIM2_CDTI1 #2<br>TIM3_CC0 #0                                   | ETH_RMIITXD1 #0<br>ETH_MIIRXD2 #0<br>SDIO_CLK #1<br>US0_CTS #0<br>QSPI0_SCLK #1<br>LEU0_TX #2 | PRS_CH13 #2<br>ETM_TD2 #4   |
| PE13      | BUSCY BUSDX<br>LCD_SEG9                   | EBI_AD05 #0               | TIM1_CC3 #1<br>TIM2_CC2 #3 LE-TIM0_OUT1 #4                     | SDIO_CLK #0<br>ETH_MIIRXD1 #0<br>US0_TX #3 US0_CS #0 U1_RX #4<br>I2C0_SCL #6                  | LES_ALTEX7<br>PRS_CH2 #3<br>ACMP0_O #0<br>ETM_TD1 #4<br>GPIO_EM4WU5   |
| PE12      | BUSDY BUSCX<br>LCD_SEG8                   | EBI_AD04 #0               | TIM1_CC2 #1<br>TIM2_CC1 #3<br>WTIM0_CDTI2 #0<br>LETIM0_OUT0 #4 | SDIO_CMD #0<br>ETH_MIIRXD0 #0<br>US0_RX #3<br>US0_CLK #0 U1_TX #4 I2C0_SDA #6                 | CMU_CLK1 #2<br>CMU_CLKI0 #6<br>LES_ALTEX6<br>PRS_CH1 #3<br>ETM_TD0 #4 |
| PE11      | BUSCY BUSDX<br>LCD_SEG7                   | EBI_AD03 #0<br>EBI_CS3 #4 | TIM1_CC1 #1<br>TIM4_CC2 #7<br>WTIM0_CDTI1 #0                   | SDIO_DAT0 #0<br>QSPI0_DQ7 #0<br>ETH_MIIRXDV #0<br>US0_RX #0                                   | LES_ALTEX5<br>PRS_CH3 #2<br>ETM_TCLK #4                               |
| PE10      | BUSDY BUSCX<br>LCD_SEG6                   | EBI_AD02 #0<br>EBI_CS2 #4 | TIM1_CC0 #1<br>TIM4_CC1 #7<br>WTIM0_CDTI0 #0                   | SDIO_DAT1 #0<br>QSPI0_DQ6 #0<br>ETH_MIIRXER #0<br>US0_TX #0                                   | PRS_CH2 #2<br>GPIO_EM4WU9   |
| PE9       | BUSCY BUSDX<br>LCD_SEG5                   | EBI_AD01 #0<br>EBI_CS1 #4 | TIM4_CC0 #7<br>PCNT2_S1IN #1                                   | SDIO_DAT2 #0<br>QSPI0_DQ5 #0<br>US5_RX #0   | PRS_CH8 #2  |
| PE8       | BUSDY BUSCX<br>LCD_SEG4                   | EBI_AD00 #0<br>EBI_CS0 #4 | TIM2_CDTI0 #2<br>TIM4_CC2 #6<br>PCNT2_S0IN #1                  | SDIO_DAT3 #0<br>QSPI0_DQ4 #0<br>US5_TX #0<br>I2C2_SDA #0                                      | PRS_CH3 #1  |
| PI9       |   | EBI_A14 #2                | TIM1_CC3 #7<br>TIM4_CC1 #3                                     | US4_CS #3   |   |
| PI6       |   | EBI_A11 #2                | TIM1_CC0 #7<br>TIM4_CC1 #2<br>WTIM3_CC0 #5                     | US4_TX #3   |   |

| GPIO Name | Pin Alternate Functionality / Description |                                  |  |  |  |
|-----------|---|----------------------------------|--|--|--|
|           | Analog                                    | EBI                              | Timers   | Communication  | Other  |
| PG3       | BUSACMP2Y BU-SACMP2X                      | EBI_AD03 #2                      | TIM6_CDTI0 #0<br>WTIM0_CC1 #2 LE-TIM1_OUT1 #7  | ETH_MIITXD1 #1<br>US3_CS #4<br>QSPI0_DQ2 #2  |  |
| PI5       |   | EBI_A07 #2                       | WTIM3_CC2 #4   | US4_RTS #2<br>I2C2_SCL #7  | ACMP3_O #5   |
| PI4       |   | EBI_A06 #2                       | WTIM3_CC1 #4   | US4_CTS #2<br>I2C2_SDA #7  | ACMP3_O #4   |
| PI3       |   | EBI_A05 #2                       | WTIM3_CC0 #4   | US4_CS #2<br>I2C1_SCL #7   |  |
| PA5       | BUSAY BUSBX LCD_SEG18                     | EBI_AD14 #0                      | TIM0_CDTI2 #0<br>TIM3_CC2 #5<br>PCNT1_S0IN #0  | ETH_RMIIRXER #0<br>ETH_MIITXEN #0<br>SDIO_DAT5 #1<br>US3_RTS #0<br>U0_CTS #2<br>QSPI0_DQ3 #1<br>LEU1_TX #1 | LES_ALTEX4<br>PRS_CH17 #0<br>ACMP1_O #7<br>ETM_TD3 #3  |
| PG6       | BUSACMP2Y BU-SACMP2X                      | EBI_AD06 #2                      | TIM2_CC1 #7<br>TIM6_CC0 #1   | ETH_MIITXER #1<br>US3_TX #3<br>QSPI0_DQ5 #2  |  |
| PG5       | BUSACMP2Y BU-SACMP2X                      | EBI_AD05 #2                      | TIM6_CDTI2 #0<br>TIM2_CC0 #7   | ETH_MIITXEN #1<br>US3_RTS #4<br>QSPI0_DQ4 #2   |  |
| PI2       |   | EBI_A04 #2                       | TIM5_CC2 #3<br>WTIM1_CC3 #5<br>PCNT2_S0IN #5   | US4_CLK #2<br>I2C1_SDA #7  | ACMP2_O #5   |
| PI1       |   | EBI_A03 #2                       | TIM5_CC1 #3<br>WTIM1_CC2 #5<br>PCNT2_S1IN #5   | US4_RX #2  | ACMP2_O #4   |
| PI0       |   | EBI_A02 #2                       | TIM5_CC0 #3<br>WTIM1_CC1 #5<br>PCNT2_S0IN #6   | US4_TX #2  | ACMP2_O #3   |
| PA6       | BUSBY BUSAX LCD_SEG19                     | EBI_AD15 #0                      | TIM3_CC0 #6<br>WTIM0_CC0 #1 LE-TIM1_OUT1 #0<br>PCNT1_S1IN #0                               | ETH_MIITXER #0<br>ETH_MDC #3<br>SDIO_CD #2<br>US5_TX #1 U0_RTS #2 LEU1_RX #1                               | PRS_CH6 #0<br>ACMP0_O #4<br>ETM_TCLK #3<br>GPIO_EM4WU1 |
| PG8       |   | EBI_AD08 #2                      | TIM2_CC0 #6<br>TIM6_CC2 #1<br>WTIM0_CC0 #3   | ETH_MIIRXD3 #1<br>CAN0_RX #4<br>US3_CLK #3<br>QSPI0_DQ7 #2   |  |
| PG7       | BUSACMP2Y BU-SACMP2X                      | EBI_AD07 #2                      | TIM2_CC2 #7<br>TIM6_CC1 #1   | ETH_MIIRXCLK #1<br>US3_RX #3<br>QSPI0_DQ6 #2   |  |
| PE5       | BUSCY BUSDX LCD_COM1                      | EBI_A12 #0 EBI_A17 #1 EBI_A23 #3 | TIM3_CC0 #3<br>TIM3_CC2 #2<br>TIM5_CC1 #0<br>TIM6_CDTI1 #2<br>WTIM0_CC1 #0<br>WTIM1_CC2 #4 | US0_CLK #1<br>US1_CLK #6<br>US3_CTS #1<br>U1_RTS #3<br>I2C0_SCL #7   | PRS_CH17 #2  |

| Alternate     | LOCATION                                |  |  |
|---------------|---|--|--|
| Functionality | 0 - 3                                   | 4 - 7                                  | Description  |
| SDIO_DAT7     | 0: PD9<br>1: PB4                        |  | SDIO Data 7.   |
| SDIO_WP       | 0: PF9<br>1: PC5<br>2: PB15<br>3: PB9   |  | SDIO Write Protect.                                  |
| TIM0_CC0      | 0: PA0<br>1: PF6<br>2: PD1<br>3: PB6    | 4: PF0<br>5: PC4<br>6: PA8<br>7: PA1   | Timer 0 Capture Compare input / output channel 0.    |
| TIM0_CC1      | 0: PA1<br>1: PF7<br>2: PD2<br>3: PC0    | 4: PF1<br>5: PC5<br>6: PA9<br>7: PA0   | Timer 0 Capture Compare input / output channel 1.    |
| TIM0_CC2      | 0: PA2<br>1: PF8<br>2: PD3<br>3: PC1    | 4: PF2<br>5: PA7<br>6: PA10<br>7: PA13 | Timer 0 Capture Compare input / output channel 2.    |
| TIM0_CDTI0    | 0: PA3<br>1: PC13<br>2: PF3<br>3: PC2   | 4: PB7                                 | Timer 0 Complimentary Dead Time Insertion channel 0. |
| TIM0_CDTI1    | 0: PA4<br>1: PC14<br>2: PF4<br>3: PC3   | 4: PB8                                 | Timer 0 Complimentary Dead Time Insertion channel 1. |
| TIM0_CDTI2    | 0: PA5<br>1: PC15<br>2: PF5<br>3: PC4   | 4: PB11                                | Timer 0 Complimentary Dead Time Insertion channel 2. |
| TIM1_CC0      | 0: PC13<br>1: PE10<br>2: PB0<br>3: PB7  | 4: PD6<br>5: PF2<br>6: PF13<br>7: PI6  | Timer 1 Capture Compare input / output channel 0.    |
| TIM1_CC1      | 0: PC14<br>1: PE11<br>2: PB1<br>3: PB8  | 4: PD7<br>5: PF3<br>6: PF14<br>7: PI7  | Timer 1 Capture Compare input / output channel 1.    |
| TIM1_CC2      | 0: PC15<br>1: PE12<br>2: PB2<br>3: PB11 | 4: PC13<br>5: PF4<br>6: PF15<br>7: PI8 | Timer 1 Capture Compare input / output channel 2.    |
| TIM1_CC3      | 0: PC12<br>1: PE13<br>2: PB3<br>3: PB12 | 4: PC14<br>5: PF12<br>6: PF5<br>7: PI9 | Timer 1 Capture Compare input / output channel 3.    |
| TIM2_CC0      | 0: PA8<br>1: PA12<br>2: PC8<br>3: PF2   | 4: PB6<br>5: PC2<br>6: PG8<br>7: PG5   | Timer 2 Capture Compare input / output channel 0.    |

Table 5.23. ACMP0 Bus and Pin Mapping

|       | APORT4Y | APORT4X | APORT3Y | APORT3X | APORT2Y | APORT2X | APORT1Y | APORT1X | APORT0Y   | APORT0X   | Port |
|-------|---------|---------|---------|---------|---------|---------|---------|---------|-----------|-----------|------|
| BUSDY | BUSDX   | BUSCY   | BUSCX   | BUSBY   | BUSBX   | BUSAY   | BUSAX   | BUSAY   | BUSACMP0Y | BUSACMP0X | Bus  |
| PF15  | PF15    |         |         |         | PB15    |         |         |         |           |           | CH31 |
| PF14  |         | PF14    |         | PF14    |         |         | PB14    |         |           |           | CH30 |
| PF13  | PF13    |         |         |         | PB13    | PB13    |         |         |           |           | CH29 |
| PF12  |         | PF12    |         | PF12    |         |         | PB12    |         |           |           | CH28 |
| PF11  | PF11    |         |         |         | PB11    | PB11    |         |         |           |           | CH27 |
| PF10  |         | PF10    |         | PF10    |         |         | PB10    | PB10    |           |           | CH26 |
| PF9   | PF9     |         |         |         | PB9     | PB9     |         |         |           |           | CH25 |
| PF8   |         | PF8     |         |         |         |         |         |         |           |           | CH24 |
| PF7   | PF7     |         |         |         |         |         |         |         |           |           | CH23 |
| PF6   |         | PF6     |         | PF6     | PB6     |         | PB6     |         |           |           | CH22 |
| PF5   | PF5     |         |         |         | PB5     | PB5     | PB5     |         |           |           | CH21 |
| PF4   |         | PF4     |         | PF4     | PB4     |         | PB4     |         |           |           | CH20 |
| PF3   | PF3     |         |         |         | PB3     | PB3     | PB3     |         |           |           | CH19 |
| PF2   |         | PF2     |         | PF2     | PB2     |         | PB2     |         |           |           | CH18 |
| PF1   | PF1     |         |         |         | PB1     | PB1     | PB1     |         |           |           | CH17 |
| PF0   |         | PF0     |         | PF0     | PB0     |         | PB0     |         |           |           | CH16 |
| PE15  | PE15    |         |         |         | PA15    | PA15    | PA15    |         |           |           | CH15 |
| PE14  |         | PE14    |         | PE14    | PA14    |         | PA14    |         |           |           | CH14 |
| PE13  | PE13    |         |         |         | PA13    | PA13    | PA13    |         |           |           | CH13 |
| PE12  |         | PE12    |         | PE12    | PA12    |         | PA12    |         |           |           | CH12 |
| PE11  | PE11    |         |         |         | PA11    | PA11    | PA11    |         |           |           | CH11 |
| PE10  |         | PE10    |         | PE10    | PA10    |         | PA10    |         |           |           | CH10 |
| PE9   | PE9     |         |         |         | PA9     | PA9     | PA9     |         |           |           | CH9  |
| PE8   |         | PE8     |         | PE8     | PA8     |         | PA8     |         |           |           | CH8  |
| PE7   | PE7     |         |         |         | PA7     | PA7     | PA7     |         | PC7       | PC7       | CH7  |
| PE6   |         | PE6     |         | PE6     | PA6     |         | PA6     | PC6     | PC6       | PC6       | CH6  |
| PE5   | PE5     |         |         |         | PA5     | PA5     | PA5     | PC5     | PC5       | PC5       | CH5  |
| PE4   |         | PE4     |         | PE4     | PA4     |         | PA4     | PC4     | PC4       | PC4       | CH4  |
|       |         |         |         |         | PA3     | PA3     | PA3     | PC3     | PC3       | PC3       | CH3  |
|       |         |         |         |         | PA2     |         | PA2     | PC2     | PC2       | PC2       | CH2  |
| PE1   | PE1     |         |         |         | PA1     | PA1     | PA1     | PC1     | PC1       | PC1       | CH1  |
| PE0   |         | PE0     |         | PE0     | PA0     |         | PA0     | PC0     | PC0       | PC0       | CH0  |

Table 5.27. ADC0 Bus and Pin Mapping

| APORT4Y | APORT4X | APORT3Y | APORT3X | APORT2Y | APORT2X | APORT1Y | APORT1X | APORT0Y   | APORT0X   | Port |
|---------|---------|---------|---------|---------|---------|---------|---------|-----------|-----------|------|
| BUSDY   | BUSDX   | BUSCY   | BUSCX   | BUSBY   | BUSBX   | BUSA Y  | BUSA X  | BUSADC0 Y | BUSADC0 X | Bus  |
| PF15    | PF15    |         |         | PF15    | PF15    |         |         |           |           | CH31 |
| PF14    | PF13    | PF13    |         | PF14    | PF14    |         | PF14    |           |           | CH30 |
| PF12    | PF11    | PF11    |         | PF12    | PF12    |         | PF12    |           |           | CH29 |
| PF10    | PF9     | PF9     |         | PF10    | PF10    |         | PF11    |           |           | CH28 |
| PF8     | PF7     | PF7     |         | PF8     | PF8     |         | PF9     | PF9       |           | CH27 |
| PF6     | PF5     | PF5     |         | PF6     | PF6     |         | PF6     | PF6       |           | CH26 |
| PF4     | PF3     | PF3     |         | PF4     | PF4     |         | PF5     | PF5       |           | CH25 |
| PF2     | PF1     | PF1     |         | PF2     | PF2     |         | PF3     | PF3       |           | CH24 |
| PF0     | PE15    | PE15    |         | PF0     | PF0     |         | PF1     | PF1       |           | CH23 |
| PE14    | PE13    | PE13    |         | PE14    | PE14    |         | PE12    | PE12      |           | CH22 |
| PE12    | PE11    | PE11    |         | PE10    | PE10    |         | PA13    | PA13      |           | CH21 |
| PE10    | PE9     | PE9     |         | PE10    | PE10    |         | PA11    | PA11      |           | CH20 |
| PE8     | PE7     | PE7     |         | PE8     | PE8     |         | PA10    | PA10      |           | CH19 |
| PE6     | PE5     | PE5     |         | PE6     | PE6     |         | PA9     | PA9       |           | CH18 |
| PE4     |         |         |         | PE4     | PE4     |         | PA8     | PA8       |           | CH17 |
|         |         |         |         |         |         |         | PA7     | PA7       |           | CH16 |
|         |         |         |         |         |         |         | PA6     | PA6       |           | CH15 |
|         |         |         |         |         |         |         | PA5     | PA5       |           | CH14 |
|         |         |         |         |         |         |         | PA4     | PA4       |           | CH13 |
|         |         |         |         |         |         |         | PA3     | PA3       |           | CH12 |
|         |         |         |         |         |         |         | PA2     | PA2       |           | CH11 |
|         |         |         |         |         |         |         | PA1     | PA1       |           | CH10 |
|         |         |         |         |         |         |         | PA0     | PA0       |           | CH9  |
|         |         |         |         |         |         |         |         |           |           | CH8  |
|         |         |         |         |         |         |         |         |           |           | CH7  |
|         |         |         |         |         |         |         |         |           |           | PD7  |
|         |         |         |         |         |         |         |         |           |           | PD6  |
|         |         |         |         |         |         |         |         |           |           | PD5  |
|         |         |         |         |         |         |         |         |           |           | PD4  |
|         |         |         |         |         |         |         |         |           |           | PD3  |
|         |         |         |         |         |         |         |         |           |           | PD2  |
|         |         |         |         |         |         |         |         |           |           | PD1  |
|         |         |         |         |         |         |         |         |           |           | PD0  |
|         |         |         |         |         |         |         |         |           |           | CH0  |