



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	72MHz
Connectivity	CANbus, EBI/EMI, I ² C, IrDA, LINbus, SmartCard, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, LCD, POR, PWM, WDT
Number of I/O	83
Program Memory Size	2MB (2M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.8V
Data Converters	A/D 16x12b SAR; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm32gg11b520f2048gq100-br

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

13.	Revision History.	257
	12.3 QFN64 Package Marking	256
	12.2 QFN64 PCB Land Pattern	254
	12.1 QFN64 Package Dimensions	252
12.	QFN64 Package Specifications	252
	11.3 TQFP64 Package Marking	251
	11.2 TQFP64 PCB Land Pattern	250
	11.1 TQFP64 Package Dimensions	248
11.	TQFP64 Package Specifications	248
	10.3 TQFP100 Package Marking	247
	10.2 TQFP100 PCB Land Pattern	246
	10.1 TQFP100 Package Dimensions	244
10.	TQFP100 Package Specifications	244
	9.3 BGA112 Package Marking	243
	9.2 BGA112 PCB Land Pattern	241

4.1.2 Operating Conditions

When assigning supply sources, the following requirements must be observed:

- VREGVDD must be greater than or equal to AVDD, DVDD and all IOVDD supplies.
- VREGVDD = AVDD
- DVDD ≤ AVDD
- IOVDD ≤ AVDD

4.1.7.2 Current Consumption 3.3 V using DC-DC Converter

Unless otherwise indicated, typical conditions are: VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = 1.8 V DC-DC output. T = 25 °C. Minimum and maximum values in this table represent the worst conditions across supply voltage and process variation at T = 25 °C.

Table 4.8.	Current Co	nsumption 3.3	V using	DC-DC	Converter
------------	-------------------	---------------	---------	-------	-----------

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Current consumption in EM0 mode with all peripherals dis-	IACTIVE_DCM	72 MHz HFRCO, CPU running Prime from flash	_	80	—	µA/MHz
DCM mode ²		72 MHz HFRCO, CPU running while loop from flash	—	80		µA/MHz
		72 MHz HFRCO, CPU running CoreMark loop from flash	—	92		µA/MHz
		50 MHz crystal, CPU running while loop from flash	_	84		µA/MHz
		48 MHz HFRCO, CPU running while loop from flash	—	84		µA/MHz
		32 MHz HFRCO, CPU running while loop from flash	—	90		µA/MHz
		26 MHz HFRCO, CPU running while loop from flash	_	94		µA/MHz
		16 MHz HFRCO, CPU running while loop from flash	_	109		µA/MHz
		1 MHz HFRCO, CPU running while loop from flash	_	698		µA/MHz
Current consumption in EM0 mode with all peripherals dis-	I _{ACTIVE_CCM}	72 MHz HFRCO, CPU running Prime from flash	_	84		µA/MHz
CCM mode ¹		72 MHz HFRCO, CPU running while loop from flash	—	84		µA/MHz
		72 MHz HFRCO, CPU running CoreMark loop from flash	_	95		µA/MHz
		50 MHz crystal, CPU running while loop from flash	_	91		µA/MHz
		48 MHz HFRCO, CPU running while loop from flash	—	92		µA/MHz
		32 MHz HFRCO, CPU running while loop from flash	_	104		µA/MHz
		26 MHz HFRCO, CPU running while loop from flash	—	113	_	µA/MHz
		16 MHz HFRCO, CPU running while loop from flash	_	142	_	µA/MHz
		1 MHz HFRCO, CPU running while loop from flash	—	1264	—	µA/MHz

4.1.12 General-Purpose I/O (GPIO)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input low voltage	V _{IL}	GPIO pins	—	—	IOVDD*0.3	V
Input high voltage	V _{IH}	GPIO pins	IOVDD*0.7	—	—	V
Output high voltage relative	V _{OH}	Sourcing 3 mA, IOVDD \ge 3 V,	IOVDD*0.8	—	—	V
		DRIVESTRENGTH ¹ = WEAK				
		Sourcing 1.2 mA, IOVDD \ge 1.62 V,	IOVDD*0.6		_	V
		DRIVESTRENGTH ¹ = WEAK				
		Sourcing 20 mA, IOVDD \ge 3 V,	IOVDD*0.8	—	—	V
		DRIVESTRENGTH ¹ = STRONG				
		Sourcing 8 mA, IOVDD ≥ 1.62 V,	IOVDD*0.6	_	—	V
		DRIVESTRENGTH ¹ = STRONG				
Output low voltage relative to	V _{OL}	Sinking 3 mA, IOVDD \ge 3 V,	—	—	IOVDD*0.2	V
		DRIVESTRENGTH ¹ = WEAK				
		Sinking 1.2 mA, IOVDD \ge 1.62 V,	—	—	IOVDD*0.4	V
		DRIVESTRENGTH ¹ = WEAK				
		Sinking 20 mA, IOVDD \ge 3 V,	—	—	IOVDD*0.2	V
		DRIVESTRENGTH ¹ = STRONG				
		Sinking 8 mA, IOVDD ≥ 1.62 V,	—	—	IOVDD*0.4	V
		DRIVESTRENGTH ¹ = STRONG				
Input leakage current	I _{IOLEAK}	All GPIO except LFXO pins, GPIO ≤ IOVDD, T ≤ 85 °C	_	0.1	TBD	nA
		LFXO Pins, GPIO ≤ IOVDD, T ≤ 85 °C	—	0.1	TBD	nA
		All GPIO except LFXO pins, GPIO ≤ IOVDD, T > 85 °C	_	—	TBD	nA
		LFXO Pins, GPIO ≤ IOVDD, T > 85 °C	—	_	TBD	nA
Input leakage current on 5VTOL pads above IOVDD	I _{5VTOLLEAK}	IOVDD < GPIO ≤ IOVDD + 2 V	—	3.3	TBD	μA
I/O pin pull-up/pull-down re- sistor	R _{PUD}		TBD	40	TBD	kΩ
Pulse width of pulses re- moved by the glitch suppres- sion filter	t _{IOGLITCH}		15	25	35	ns

Table 4.20. General-Purpose I/O (GPIO)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Note: 1. ACMPVDD is a supply ch 2. The total ACMP current is I _{ACMPREF} . 3. ± 100 mV differential drive 4. In ACMPn_CTRL register 5. In ACMPn_HYSTERESIS 6. In ACMPn_INPUTSEL reg	osen by the s the sum of the c. registers. gister.	etting in ACMPn_CTRL_PWRS	EL and may be IOVDE and its internal voltage), AVDD or D\ e reference. I _A	VDD. Acmptotal = I	ACMP +

4.1.23 I2C

4.1.23.1 I2C Standard-mode (Sm)¹

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
SCL clock frequency ²	f _{SCL}		0	_	100	kHz
SCL clock low time	t _{LOW}		4.7		_	μs
SCL clock high time	t _{HIGH}		4	_	_	μs
SDA set-up time	t _{SU_DAT}		250	_	_	ns
SDA hold time ³	t _{HD_DAT}		100	_	3450	ns
Repeated START condition set-up time	t _{SU_STA}		4.7		_	μs
(Repeated) START condition hold time	t _{HD_STA}		4	—		μs
STOP condition set-up time	t _{SU_STO}		4	_	_	μs
Bus free time between a STOP and START condition	t _{BUF}		4.7		—	μs

Table 4.31. I2C Standard-mode (Sm)¹

Note:

1. For CLHR set to 0 in the I2Cn_CTRL register.

2. For the minimum HFPERCLK frequency required in Standard-mode, refer to the I2C chapter in the reference manual.

3. The maximum SDA hold time (t_{HD DAT}) needs to be met only when the device does not stretch the low time of SCL (t_{LOW}).

EBI Read Enable Output Timing

Timing applies to both EBI_REn and EBI_NANDREn for all addressing modes and both polarities. Output timing for EBI_AD applies only to multiplexed addressing modes D8A24ALE and D16A16ALE. All numbers are based on route locations 0,1,2 only (with all EBI alternate functions using the same location at the same time). Timing is specified at 10% and 90% of IOVDD, 25 pF external loading, and slew rate for all GPIO set to 6.

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Output hold time, from trail- ing EBI_REn / EBI_NAN- DREn edge to EBI_AD, EBI_A, EBI_CSn, EBI_BLn invalid	t _{OH_REn}	IOVDD ≥ 1.62 V	-23 + (RDHOLD * t _{HFCOR-} ECLK)		_	ns
		IOVDD ≥ 3.0 V	-13 + (RDHOLD * t _{HFCOR-} ECLK)	_	—	ns
Output setup time, from EBI_AD, EBI_A, EBI_CSn, EBI_BLn valid to leading EBI_REn / EBI_NANDREn	t _{OSU_REn}	IOVDD ≥ 1.62 V	-12 + (RDSETUP * t _{HFCOR-} ECLK)	_		ns
euge .		IOVDD ≥ 3.0 V	-11 + (RDSETUP * t _{HFCOR- ECLK})	_		ns
EBI_REn pulse width ^{1 2}	h ^{1 2} twiDTH_REn	IOVDD ≥ 1.62 V	-6 + (MAX(1, RDSTRB) * t _{HFCOR-} ECLK)		_	ns
		IOVDD ≥ 3.0 V	-4 + (MAX(1, RDSTRB) * t _{HFCOR} - _{ECLK})	_	_	ns

Table 4.38. EBI Read Enable Output Timing

Note:

1. The figure shows the timing for the case that the half strobe length functionality is not used, i.e. HALFRE=0. The leading edge of EBI_REn can be moved to the right by setting HALFRE=1. This decreases the length of t_{WIDTH_REn} and increases the length of t_{OSU_REn} by 1/2 * t_{HFCLKNODIV}.

2. When page mode is used, RDSTRB is replaced by RDPA for page hits.

SDIO HS Mode Timing

Timing is specified for route location 0 at 3.0 V IOVDD with voltage scaling disabled. Slew rate for SD_CLK set to 7, all other GPIO set to 6, DRIVESTRENGTH = STRONG for all pins. SDIO_CTRL_TXDLYMUXSEL = 0. Loading between 5 and 10 pF on all pins or between 10 and 20 pF on all pins.

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Clock frequency during data transfer	F _{SD_CLK}	Using HFRCO, AUXHFRCO, or USHFRCO	_	—	45	MHz
		Using HFXO	_	_	TBD	MHz
Clock low time	t _{WL}	Using HFRCO, AUXHFRCO, or USHFRCO	10.0	_		ns
		Using HFXO	TBD	—	_	ns
Clock high time	t _{WH}	Using HFRCO, AUXHFRCO, or USHFRCO	10.0	_	_	ns
		Using HFXO	TBD	_	_	ns
Clock rise time	t _R		1.69	3.23	_	ns
Clock fall time	t _F		1.42	2.79	_	ns
Input setup time, CMD, DAT[0:3] valid to SD_CLK	t _{ISU}		6	_		ns
Input hold time, SD_CLK to CMD, DAT[0:3] change	t _{IH}		2.5	_		ns
Output delay time, SD_CLK to CMD, DAT[0:3] valid	todly		0	—	13	ns
Output hold time, SD_CLK to CMD, DAT[0:3] change	t _{OH}		2	—	—	ns

Table 4.47. SDIO HS Mode Timing (Location 0)





4.1.28 Quad SPI (QSPI)

4.1.28.1 QSPI SDR Mode

QSPI SDR Mode Timing (Location 0)

Timing is specified with voltage scaling disabled, PHY-mode, route location 0 only, TX DLL = 23, RX DLL = 48, 20-25 pF loading per GPIO, and slew rate for all GPIO set to 6, DRIVESTRENGTH = STRONG.

Table 4.54. QSPI SDR Mode Timing (Location 0)

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Full SCLK period	Т		(1/F _{SCLK}) * 0.95	_		ns
Output valid	t _{OV}			_	T/2 - 2.4	ns
Output hold	t _{OH}		T/2 - 32.9	—	_	ns
Input setup	t _{SU}		36.2 - T/2		_	ns
Input hold	t _H		T/2 - 3.3		_	ns



Figure 5.2. EFM32GG11B8xx in BGA152 Device Pinout

The following table provides package pin connections and general descriptions of pin functionality. For detailed information on the supported features for each GPIO pin, see 5.20 GPIO Functionality Table or 5.21 Alternate Functionality Overview.

Table 5.2. EFM32GG11B8xx in BGA152 D	Device Pinout
--------------------------------------	---------------

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
PE15	A1	GPIO	PE13	A2	GPIO
PE11	A3	GPIO	PE9	A4	GPIO
PD12	A5	GPIO	PD10	A6	GPIO
PF9	A7	GPIO	PF7	A8	GPIO
PF13	A9	GPIO (5V)	VBUS	A10	USB VBUS signal and auxiliary input to 5 V regulator.
PF1	A11	GPIO (5V)	PC15	A12	GPIO (5V)
PF11	A13	GPIO (5V)	PF10	A14	GPIO (5V)



Figure 5.3. EFM32GG11B8xx in BGA120 Device Pinout

The following table provides package pin connections and general descriptions of pin functionality. For detailed information on the supported features for each GPIO pin, see 5.20 GPIO Functionality Table or 5.21 Alternate Functionality Overview.

Table 5.3. EFM32GG11B8xx in BGA120 Device Pinor

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
PE15	A1	GPIO	PE14	A2	GPIO
PE12	A3	GPIO	PE9	A4	GPIO
PD11	A5	GPIO	PD9	A6	GPIO
PF7	A7	GPIO	PF5	A8	GPIO
PF14	A9	GPIO (5V)	PF12	A10	GPIO
VREGI	A11	Input to 5 V regulator.	VREGO	A12	Decoupling for 5 V regulator and regu- lator output. Power for USB PHY in USB-enabled OPNs

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
PC1	K2	GPIO (5V)	PE0	K12	GPIO (5V)
VREGSW	K13	DCDC regulator switching node	PC2	L1	GPIO (5V)
PC3	L2	GPIO (5V)	PA7	L3	GPIO
PB9	L13	GPIO (5V)	PB10	L14	GPIO (5V)
PD1	L17	GPIO	PC6	L18	GPIO
PC7	L19	GPIO	VREGVSS	L20	Voltage regulator VSS
PB7	M1	GPIO	PC4	M2	GPIO
PA8	M3	GPIO	PA10	M4	GPIO
PA13	M5	GPIO (5V)	PA14	M6	GPIO
RESETn	M7	Reset input, active low. To apply an ex- ternal reset source to this pin, it is re- quired to only drive this pin low during reset, and let the internal pull-up ensure that reset is released.	PB12	M8	GPIO
PD0	M9	GPIO (5V)	PD2	M10	GPIO (5V)
PD3	M11	GPIO	PD4	M12	GPIO
PD8	M13	GPIO	PB8	N1	GPIO
PC5	N2	GPIO	PA9	N3	GPIO
PA11	N4	GPIO	PA12	N5	GPIO (5V)
PB11	N6	GPIO	BODEN	N7	Brown-Out Detector Enable. This pin may be left disconnected or tied to AVDD.
PB13	N8	GPIO	PB14	N9	GPIO
AVDD	N10	Analog power supply.	PD5	N11	GPIO
PD6	N12	GPIO	PD7	N13	GPIO

Note:

1. GPIO with 5V tolerance are indicated by (5V).

2. The pins PD13, PD14, and PD15 will not be 5V tolerant on all future devices. In order to preserve upgrade options with full hardware compatibility, do not use these pins with 5V domains.

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description					
PB2	11	GPIO	PB3	12	GPIO					
PB4	13	GPIO	PB5	14	GPIO					
PB6	15	GPIO	VSS	16 32 59 83	Ground					
PC0	18	GPIO (5V)	PC1	19	GPIO (5V)					
PC2	20	GPIO (5V)	PC3	21	GPIO (5V)					
PC4	22	GPIO	PC5	23	GPIO					
PB7	24	GPIO	PB8	25	GPIO					
PA7	26	GPIO	PA8	27	GPIO					
PA9	28	GPIO	PA10	29	GPIO					
PA11	30	GPIO	PA12	33	GPIO (5V)					
PA13	34	GPIO (5V)	PA14	35	GPIO					
RESETn	36	Reset input, active low. To apply an ex- ternal reset source to this pin, it is re- quired to only drive this pin low during reset, and let the internal pull-up ensure that reset is released.	PB9	37	GPIO (5V)					
PB10	38	GPIO (5V)	PB11	39	GPIO					
PB12	40	GPIO	AVDD	41	Analog power supply.					
PB13	42	GPIO	PB14	43	GPIO					
PD0	45	GPIO (5V)	PD1	46	GPIO					
PD2	47	GPIO (5V)	PD3	48	GPIO					
PD4	49	GPIO	PD5	50	GPIO					
PD6	51	GPIO	PD7	52	GPIO					
PD8	53	GPIO	PC7	54	GPIO					
VREGVSS	55	Voltage regulator VSS	VREGSW	56	DCDC regulator switching node					
VREGVDD	57	Voltage regulator VDD input	DVDD	58	Digital power supply.					
DECOUPLE	60	Decouple output for on-chip voltage regulator. An external decoupling capacitor is required at this pin.	PE1	61	GPIO (5V)					
PE2	62	GPIO	PE3	63	GPIO					
PE4	64	GPIO	PE5	65	GPIO					
PE6	66	GPIO	PE7	67	GPIO					
PC8	68	GPIO (5V)	PC9	69	GPIO (5V)					
PC10	70	GPIO (5V)	PC11	71	GPIO (5V)					
VREGI	72	Input to 5 V regulator.	VREGO	73	Decoupling for 5 V regulator and regu- lator output. Power for USB PHY in USB-enabled OPNs					
PF10	74	GPIO (5V)	PF11	75	GPIO (5V)					
PF0	76	GPIO (5V)	PF1	77	GPIO (5V)					

Alternate Functionality	Location	Priority
QSPI0_DQS	0: PF9	High Speed
QSPI0_SCLK	0: PF6	High Speed
SDIO_CLK	0: PE13	High Speed
SDIO_CMD	0: PE12	High Speed
SDIO_DAT0	0: PE11	High Speed
SDIO_DAT1	0: PE10	High Speed
SDIO_DAT2	0: PE9	High Speed
SDIO_DAT3	0: PE8	High Speed
SDIO_DAT4	0: PD12	High Speed
SDIO_DAT5	0: PD11	High Speed
SDIO_DAT6	0: PD10	High Speed
SDIO_DAT7	0: PD9	High Speed
TIM0_CC0	3: PB6	Non-interference
TIM0_CC1	3: PC0	Non-interference
TIM0_CC2	3: PC1	Non-interference
TIM0_CDTI0	1: PC13	Non-interference
TIM0_CDTI1	1: PC14	Non-interference
TIM0_CDTI2	1: PC15	Non-interference
TIM2_CC0	0: PA8	Non-interference
TIM2_CC1	0: PA9	Non-interference
TIM2_CC2	0: PA10	Non-interference
TIM2_CDTI0	0: PB0	Non-interference
TIM2_CDTI1	0: PB1	Non-interference
TIM2_CDTI2	0: PB2	Non-interference
TIM4_CC0	0: PF3	Non-interference
TIM4_CC1	0: PF4	Non-interference
TIM4_CC2	0: PF12	Non-interference
TIM4_CDTI0	0: PD0	Non-interference
TIM4_CDTI1	0: PD1	Non-interference
TIM4_CDTI2	0: PD3	Non-interference
TIM6_CC0	0: PG0	Non-interference
TIM6_CC1	0: PG1	Non-interference
TIM6_CC2	0: PG2	Non-interference
TIM6_CDTI0	0: PG3	Non-interference
TIM6_CDTI1	0: PG4	Non-interference
TIM6_CDTI2	0: PG5	Non-interference

Port	Bus	CH31	CH30	CH29	CH28	CH27	CH26	CH25	CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9	CH8	CH7	CH6	CH5	CH4	СНЗ	CH2	CH1	CH0
APORT0X	BUSACMP3X																									PH15	PH14	PH13	PH12	PH11	PH10	PH9	PH8
APORT0Y	BUSACMP3Y																									PH15	PH14	PH13	PH12	PH11	PH10	PH9	PH8
APORT1X	BUSAX		PB14		PB12		PB10				PB6		PB4		PB2		PB0		PA14		PA12		PA10		PA8		PA6		PA4		PA2		PA0
APORT1Y	BUSAY	PB15		PB13		PB11		PB9				PB5		PB3		PB1		PA15		PA13		PA11		PA9		PA7		PA5		PA3		PA1	
APORT2X	BUSBX	PB15		PB13		PB11		PB9				PB5		PB3		PB1		PA15		PA13		PA11		PA9		PA7		PA5		PA3		PA1	
APORT2Y	BUSBY		PB14		PB12		PB10				PB6		PB4		PB2		PB0		PA14		PA12		PA10		PA8		PA6		PA4		PA2		PA0
APORT3X	BUSCX		PF14		PF12		PF10		PF8		PF6		PF4		PF2		PF0		PE14		PE12		PE10		PE8		PE6		PE4				PE0
APORT3Y	BUSCY	PF15		PF13		PF11		PF9		PF7		PF5		PF3		174		PE15		PE13		PE11		PE9		PE7		PE5				PE1	
APORT4X	BUSDX	PF15		PF13		PF11		PF9		PF7		PF5		PF3		PF1		PE15		PE13		PE11		PE9		PE7		PE5				PE1	
APORT4Y	BUSDY		PF14		PF12		PF10		PF8		PF6		PF4		PF2		PF0		PE14		PE12		PE10		PE8		PE6		PE4				PEO

Table 5.26. ACMP3 Bus and Pin Mapping

Table 6.2. BGA192 PCB Land Pattern Dimensions

Dimension	Min	Nom	Мах
X		0.20	
C1		6.00	
C2		6.00	
E1		0.4	
E2		0.4	

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.

3. This Land Pattern Design is based on the IPC-7351 guidelines.

4. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μm minimum, all the way around the pad.

5. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.

6. The stencil thickness should be 0.125 mm (5 mils).

7. The ratio of stencil aperture to land pad size should be 1:1.

8. A No-Clean, Type-3 solder paste is recommended.

9. The recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

10.2 TQFP100 PCB Land Pattern



Figure 10.2. TQFP100 PCB Land Pattern Drawing

11.2 TQFP64 PCB Land Pattern



Figure 11.2. TQFP64 PCB Land Pattern Drawing

12. QFN64 Package Specifications

12.1 QFN64 Package Dimensions



Figure 12.1. QFN64 Package Drawing





Simplicity Studio

One-click access to MCU and wireless tools, documentation, software, source code libraries & more. Available for Windows, Mac and Linux!







Support and Community community.silabs.com

Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadio®, Cecko®, ISOmodem®, Micrium, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri, and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

http://www.silabs.com