

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	72MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I ² C, IrDA, LINbus, MMC/SD/SDIO, QSPI, SmartCard, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, LCD, POR, PWM, WDT
Number of I/O	121
Program Memory Size	2MB (2M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.8V
Data Converters	A/D 16x12b SAR; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	152-VFBGA
Supplier Device Package	152-BGA (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm32gg11b820f2048gl152-b

4.1.2 Operating Conditions

When assigning supply sources, the following requirements must be observed:

- VREGVDD must be greater than or equal to AVDD, DVDD and all IOVDD supplies.
- VREGVDD = AVDD
- DVDD $\leq$ AVDD
- IOVDD $\leq$ AVDD

4.1.7.2 Current Consumption 3.3 V using DC-DC Converter

Unless otherwise indicated, typical conditions are: VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = 1.8 V DC-DC output. T = 25 °C. Minimum and maximum values in this table represent the worst conditions across supply voltage and process variation at T = 25 °C.

Table 4.8. Current Consumption 3.3 V using DC-DC Converter

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Current consumption in EM0 mode with all peripherals disabled, DCDC in Low Noise DCM mode ²	I _{ACTIVE_DCM}	72 MHz HFRCO, CPU running Prime from flash	—	80	—	μA/MHz
		72 MHz HFRCO, CPU running while loop from flash	—	80	—	μA/MHz
		72 MHz HFRCO, CPU running CoreMark loop from flash	—	92	—	μA/MHz
		50 MHz crystal, CPU running while loop from flash	—	84	—	μA/MHz
		48 MHz HFRCO, CPU running while loop from flash	—	84	—	μA/MHz
		32 MHz HFRCO, CPU running while loop from flash	—	90	—	μA/MHz
		26 MHz HFRCO, CPU running while loop from flash	—	94	—	μA/MHz
		16 MHz HFRCO, CPU running while loop from flash	—	109	—	μA/MHz
		1 MHz HFRCO, CPU running while loop from flash	—	698	—	μA/MHz
Current consumption in EM0 mode with all peripherals disabled, DCDC in Low Noise CCM mode ¹	I _{ACTIVE_CCM}	72 MHz HFRCO, CPU running Prime from flash	—	84	—	μA/MHz
		72 MHz HFRCO, CPU running while loop from flash	—	84	—	μA/MHz
		72 MHz HFRCO, CPU running CoreMark loop from flash	—	95	—	μA/MHz
		50 MHz crystal, CPU running while loop from flash	—	91	—	μA/MHz
		48 MHz HFRCO, CPU running while loop from flash	—	92	—	μA/MHz
		32 MHz HFRCO, CPU running while loop from flash	—	104	—	μA/MHz
		26 MHz HFRCO, CPU running while loop from flash	—	113	—	μA/MHz
		16 MHz HFRCO, CPU running while loop from flash	—	142	—	μA/MHz
		1 MHz HFRCO, CPU running while loop from flash	—	1264	—	μA/MHz

4.1.13 Voltage Monitor (VMON)

Table 4.21. Voltage Monitor (VMON)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Supply current (including I _{SENSE})	I _{VMON}	In EM0 or EM1, 1 supply monitored, T ≤ 85 °C	—	6.0	TBD	μA
		In EM0 or EM1, 4 supplies monitored, T ≤ 85 °C	—	14.9	TBD	μA
		In EM2, EM3 or EM4, 1 supply monitored and above threshold	—	62	—	nA
		In EM2, EM3 or EM4, 1 supply monitored and below threshold	—	62	—	nA
		In EM2, EM3 or EM4, 4 supplies monitored and all above threshold	—	99	—	nA
		In EM2, EM3 or EM4, 4 supplies monitored and all below threshold	—	99	—	nA
Loading of monitored supply	I _{SENSE}	In EM0 or EM1	—	2	—	μA
		In EM2, EM3 or EM4	—	2	—	nA
Threshold range	V _{VMON_RANGE}		1.62	—	3.4	V
Threshold step size	N _{VMON_STESP}	Coarse	—	200	—	mV
		Fine	—	20	—	mV
Response time	t _{VMON_RES}	Supply drops at 1V/μs rate	—	460	—	ns
Hysteresis	V _{VMON_HYST}		—	26	—	mV

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
ADC clock frequency	f_{ADCCLK}		—	—	16	MHz
Throughput rate	f_{ADCRATE}		—	—	1	Msp/s
Conversion time ¹	t_{ADCCONV}	6 bit	—	7	—	cycles
		8 bit	—	9	—	cycles
		12 bit	—	13	—	cycles
Startup time of reference generator and ADC core	t_{ADCSTART}	WARMUPMODE ⁴ = NORMAL	—	—	5	μs
		WARMUPMODE ⁴ = KEEPIN-STANDBY	—	—	2	μs
		WARMUPMODE ⁴ = KEEPINSLOWACC	—	—	1	μs
SNDR at 1Msp/s and $f_{\text{IN}} = 10\text{kHz}$	SNDR_{ADC}	Internal reference ⁷ , differential measurement	TBD	67	—	dB
		External reference ⁶ , differential measurement	—	68	—	dB
Spurious-free dynamic range (SFDR)	SFDR_{ADC}	1 MSamples/s, 10 kHz full-scale sine wave	—	75	—	dB
Differential non-linearity (DNL)	DNL_{ADC}	12 bit resolution, No missing codes	TBD	—	TBD	LSB
Integral non-linearity (INL), End point method	INL_{ADC}	12 bit resolution	TBD	—	TBD	LSB
Offset error	$V_{\text{ADCOFFSETERR}}$		TBD	0	TBD	LSB
Gain error in ADC	V_{ADCGAIN}	Using internal reference	—	-0.2	TBD	%
		Using external reference	—	-1	—	%
Temperature sensor slope	$V_{\text{TS_SLOPE}}$		—	-1.84	—	mV/°C

Note:

- Derived from ADCCLK.
- PSRR is referenced to AVDD when ANASW=0 and to DVDD when ANASW=1 in EMU_PWRCTRL.
- In ADCn_BIASPROG register.
- In ADCn_CNTL register.
- The absolute voltage allowed at any ADC input is dictated by the power rail supplied to on-chip circuitry, and may be lower than the effective full scale voltage. All ADC inputs are limited to the ADC supply (AVDD or DVDD depending on EMU_PWRCTRL_ANASW). Any ADC input routed through the APORT will further be limited by the IOVDD supply to the pin.
- External reference is 1.25 V applied externally to ADCnEXTREFP, with the selection CONF in the SINGLECTRL_REF or SCANCTRL_REF register field and VREFP in the SINGLECTRLX_VREFSEL or SCANCTRLX_VREFSEL field. The differential input range with this configuration is $\pm 1.25\text{ V}$.
- Internal reference option used corresponds to selection 2V5 in the SINGLECTRL_REF or SCANCTRL_REF register field. The differential input range with this configuration is $\pm 1.25\text{ V}$. Typical value is characterized using full-scale sine wave input. Minimum value is production-tested using sine wave input at 1.5 dB lower than full scale.

4.1.16 Digital to Analog Converter (VDAC)

DRIVESTRENGTH = 2 unless otherwise specified. Primary VDAC output.

Table 4.24. Digital to Analog Converter (VDAC)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Output voltage	V_{DACOUT}	Single-Ended	0	—	V_{VREF}	V
		Differential ²	$-V_{VREF}$	—	V_{VREF}	V
Current consumption including references (2 channels) ¹	I_{DAC}	500 ksps, 12-bit, DRIVESTRENGTH = 2, REFSEL = 4	—	402	—	μA
		44.1 ksps, 12-bit, DRIVESTRENGTH = 1, REFSEL = 4	—	88	—	μA
		200 Hz refresh rate, 12-bit Sample-Off mode in EM2, DRIVESTRENGTH = 2, BGRREQTIME = 1, EM2REFENTIME = 9, REFSEL = 4, SETTLETIME = 0x0A, WARMUPTIME = 0x02	—	2	—	μA
Current from HFPERCLK ⁴	I_{DAC_CLK}		—	5.25	—	$\mu A/MHz$
Sample rate	SR_{DAC}		—	—	500	ksps
DAC clock frequency	f_{DAC}		—	—	1	MHz
Conversion time	$t_{DACCONV}$	$f_{DAC} = 1MHz$	2	—	—	μs
Settling time	$t_{DACSETTLE}$	50% fs step settling to 5 LSB	—	2.5	—	μs
Startup time	$t_{DACSTARTUP}$	Enable to 90% fs output, settling to 10 LSB	—	—	12	μs
Output impedance	R_{OUT}	DRIVESTRENGTH = 2, $0.4 V \leq V_{OUT} \leq V_{OPA} - 0.4 V$, $-8 mA < I_{OUT} < 8 mA$, Full supply range	—	2	—	Ω
		DRIVESTRENGTH = 0 or 1, $0.4 V \leq V_{OUT} \leq V_{OPA} - 0.4 V$, $-400 \mu A < I_{OUT} < 400 \mu A$, Full supply range	—	2	—	Ω
		DRIVESTRENGTH = 2, $0.1 V \leq V_{OUT} \leq V_{OPA} - 0.1 V$, $-2 mA < I_{OUT} < 2 mA$, Full supply range	—	2	—	Ω
		DRIVESTRENGTH = 0 or 1, $0.1 V \leq V_{OUT} \leq V_{OPA} - 0.1 V$, $-100 \mu A < I_{OUT} < 100 \mu A$, Full supply range	—	2	—	Ω
Power supply rejection ratio ⁶	PSRR	$V_{out} = 50\% fs$, DC	—	65.5	—	dB

4.1.23 I2C

4.1.23.1 I2C Standard-mode (Sm)¹

Table 4.31. I2C Standard-mode (Sm)¹

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
SCL clock frequency ²	f _{SCL}		0	—	100	kHz
SCL clock low time	t _{LOW}		4.7	—	—	μs
SCL clock high time	t _{HIGH}		4	—	—	μs
SDA set-up time	t _{SU_DAT}		250	—	—	ns
SDA hold time ³	t _{HD_DAT}		100	—	3450	ns
Repeated START condition set-up time	t _{SU_STA}		4.7	—	—	μs
(Repeated) START condition hold time	t _{HD_STA}		4	—	—	μs
STOP condition set-up time	t _{SU_STO}		4	—	—	μs
Bus free time between a STOP and START condition	t _{BUF}		4.7	—	—	μs

Note:

1. For CLHR set to 0 in the I2Cn_CTRL register.
2. For the minimum HPERCLK frequency required in Standard-mode, refer to the I2C chapter in the reference manual.
3. The maximum SDA hold time (t_{HD_DAT}) needs to be met only when the device does not stretch the low time of SCL (t_{LOW}).





Figure 4.19. SDIO MMC DDR Mode Timing

SDIO MMC DDR Mode Timing at 3.0 V

Timing is specified for route location 0 at 3.0 V IOVDD with voltage scaling disabled. Slew rate for SD_CLK set to 7, all other GPIO set to 6, DRIVESTRENGTH = STRONG for all pins. SDIO_CTRL_TXDLYMUXSEL = 1. Loading between 5 and 10 pF on all pins or between 10 and 25 pF on all pins.

Table 4.53. SDIO MMC DDR Mode Timing (Location 0, 3V I/O)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Clock frequency during data transfer	F _{SD_CLK}	Using HFRCO, AUXHFRCO, or USHFRCO	—	—	20	MHz
		Using HFXO	—	—	TBD	MHz
Clock low time	t _{WL}	Using HFRCO, AUXHFRCO, or USHFRCO	22.6	—	—	ns
		Using HFXO	TBD	—	—	ns
Clock high time	t _{WH}	Using HFRCO, AUXHFRCO, or USHFRCO	22.6	—	—	ns
		Using HFXO	TBD	—	—	ns
Clock rise time	t _R		1.13	2.37	—	ns
Clock fall time	t _F		1.01	2.02	—	ns
Input setup time, CMD valid to SD_CLK	t _{ISU}		5.3	—	—	ns
Input hold time, SD_CLK to CMD change	t _{IH}		2.5	—	—	ns
Output delay time, SD_CLK to CMD valid	t _{ODLY}		0	—	16	ns
Output hold time, SD_CLK to CMD change	t _{OH}		3	—	—	ns
Input setup time, DAT[0:7] valid to SD_CLK	t _{ISU2X}		5.3	—	—	ns
Input hold time, SD_CLK to DAT[0:7] change	t _{IH2X}		2.5	—	—	ns
Output delay time, SD_CLK to DAT[0:7] valid	t _{ODLY2X}		0	—	16	ns
Output hold time, SD_CLK to DAT[0:7] change	t _{OH2X}		3	—	—	ns

4.1.28.2 QSPI DDR Mode

QSPI DDR Mode Timing (Location 0)

Timing is specified with voltage scaling disabled, PHY-mode, route location 0 only, TX DLL = 35, RX DLL = 70, 20-25 pF loading per GPIO, and slew rate for all GPIO set to 6, DRIVESTRENGTH = STRONG.

Table 4.56. QSPI DDR Mode Timing (Location 0)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Half SCLK period	T/2	HFXO	$(1/F_{SCLK})^*$ 0.4 - 0.4	—	—	ns
		HFRCO, AUXHFRCO, USHFRCO	$(1/F_{SCLK})^*$ 0.44	—	—	ns
Output valid	t _{OV}		—	—	T/2 - 5.0	ns
Output hold	t _{OH}		T/2 - 39.4	—	—	ns
Input setup	t _{SU}		33.1	—	—	ns
Input hold	t _H		-0.9	—	—	ns

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
PG6	H1	GPIO (5V)	PG7	H2	GPIO (5V)
PG5	H3	GPIO (5V)	PE6	H12	GPIO
PE5	H13	GPIO	DVDD	H14	Digital power supply.
PG9	J1	GPIO (5V)	PG10	J2	GPIO (5V)
PG8	J3	GPIO (5V)	PE3	J12	GPIO
PE4	J13	GPIO	VREGVDD	J14	Voltage regulator VDD input
PG12	K1	GPIO	PG13	K2	GPIO
PG11	K3	GPIO (5V)	PE2	K12	GPIO
PE1	K13	GPIO (5V)	VREGSW	K14	DCDC regulator switching node
PG15	L1	GPIO (5V)	PB15	L2	GPIO (5V)
PG14	L3	GPIO	PC7	L12	GPIO
PE0	L13	GPIO (5V)	VREGVSS	L14	Voltage regulator VSS
PB0	M1	GPIO	PB1	M2	GPIO
PB4	M3	GPIO	PC0	M4	GPIO (5V)
PC3	M5	GPIO (5V)	PA9	M6	GPIO
BODEN	M7	Brown-Out Detector Enable. This pin may be left disconnected or tied to AVDD.	PA12	M8	GPIO (5V)
RESETn	M9	Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released.	PB10	M10	GPIO (5V)
PD1	M11	GPIO	PC6	M12	GPIO
PD5	M13	GPIO	PD8	M14	GPIO
PB7	N1	GPIO	PB2	N2	GPIO
PB5	N3	GPIO	PC2	N4	GPIO (5V)
PC5	N5	GPIO	PA8	N6	GPIO
PA11	N7	GPIO	PA14	N8	GPIO
PB11	N9	GPIO	PB12	N10	GPIO
PD0	N11	GPIO (5V)	PD2	N12	GPIO (5V)
PD4	N13	GPIO	PD7	N14	GPIO
PB8	P1	GPIO	PB3	P2	GPIO
PB6	P3	GPIO	PC1	P4	GPIO (5V)
PC4	P5	GPIO	PA7	P6	GPIO
PA10	P7	GPIO	PA13	P8	GPIO (5V)
PB9	P9	GPIO (5V)	PB13	P10	GPIO
PB14	P11	GPIO	AVDD	P12	Analog power supply.
PD3	P13	GPIO	PD6	P14	GPIO

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
PC1	J1	GPIO (5V)	PC3	J2	GPIO (5V)
PD15	J3	GPIO (5V)	PA12	J4	GPIO (5V)
PA9	J5	GPIO	PA10	J6	GPIO
PB9	J7	GPIO (5V)	PB10	J8	GPIO (5V)
PD2	J9	GPIO (5V)	PD3	J10	GPIO
PD4	J11	GPIO	PB7	K1	GPIO
PC4	K2	GPIO	PA13	K3	GPIO (5V)
PA11	K5	GPIO	RESETn	K6	Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released.
AVDD	K8 K9 L10	Analog power supply.	PD1	K11	GPIO
PB8	L1	GPIO	PC5	L2	GPIO
PA14	L3	GPIO	PB11	L5	GPIO
PB12	L6	GPIO	PB13	L8	GPIO
PB14	L9	GPIO	PD0	L11	GPIO (5V)

Note:

1. GPIO with 5V tolerance are indicated by (5V).
2. The pins PD13, PD14, and PD15 will not be 5V tolerant on all future devices. In order to preserve upgrade options with full hardware compatibility, do not use these pins with 5V domains.

5.15 EFM32GG11B1xx in QFP64 Device Pinout




Figure 5.15. EFM32GG11B1xx in QFP64 Device Pinout

The following table provides package pin connections and general descriptions of pin functionality. For detailed information on the supported features for each GPIO pin, see [5.20 GPIO Functionality Table](#) or [5.21 Alternate Functionality Overview](#).

Table 5.15. EFM32GG11B1xx in QFP64 Device Pinout

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
PA0	1	GPIO	PA1	2	GPIO
PA2	3	GPIO	PA3	4	GPIO
PA4	5	GPIO	PA5	6	GPIO
IOVDD0	7 26 55	Digital IO power supply 0.	VSS	8 22 56	Ground
PC0	9	GPIO (5V)	PC1	10	GPIO (5V)
PC2	11	GPIO (5V)	PC3	12	GPIO (5V)

GPIO Name	Pin Alternate Functionality / Description				
	Analog	EBI	Timers	Communication	Other
PD13		EBI_ARDY #1	TIM2_CDTI0 #1 TIM3_CC1 #6 WTIM0_CC1 #1	ETH_MDIO #1 US4_CTS #1 US5_CLK #1	ETM_TD1 #1
PI15				CAN1_TX #7 US3_CS #5	
PI14				CAN1_RX #7 US3_CLK #5	
PI13				CAN0_TX #7 US3_RX #5	
PI12				CAN0_RX #7 US3_TX #5	
PI10		EBI_A15 #2	TIM4_CC2 #3	US4_CTS #3	
PI7		EBI_A12 #2	TIM1_CC1 #7 TIM4_CC2 #2 WTIM3_CC1 #5	US4_RX #3	
PF15	BUSCY BUSDX		TIM1_CC2 #6 TIM4_CC2 #1 WTIM3_CC2 #7	US5_TX #2 I2C2_SDA #5	
PF12	BUSDY BUSCX	EBI_NANDREn #5	TIM4_CC2 #0 TIM1_CC3 #5 TIM5_CC0 #7 WTIM3_CC2 #6	US5_CS #2 I2C2_SCL #3 USB_ID	
PF4	BUSDY BUSCX LCD_SEG2	EBI_WEn #0 EBI_WEn #5	TIM4_CC1 #0 TIM0_CDTI1 #2 TIM1_CC2 #5 WTIM3_CC1 #6	US1_RTS #2 I2C2_SDA #3	PRS_CH1 #1
PC15	VDAC0_OUT1ALT / OPA1_OUTALT #3 BUSACMP1Y BU- SACMP1X	EBI_NANDREn #4	TIM0_CDTI2 #1 TIM1_CC2 #0 WTIM0_CC0 #4 LE- TIM0_OUT1 #5	US0_CLK #3 US1_CLK #3 US3_RTS #3 U0_RX #3 U1_RTS #0 LEU0_RX #5 I2C2_SCL #1	LES_CH15 PRS_CH1 #2 ACMP3_O #1 DBG_SWO #1
PC14	VDAC0_OUT1ALT / OPA1_OUTALT #2 BUSACMP1Y BU- SACMP1X	EBI_NANDWEn #4	TIM0_CDTI1 #1 TIM1_CC1 #0 TIM1_CC3 #4 TIM5_CC0 #6 WTIM3_CC0 #3 LE- TIM0_OUT0 #5 PCNT0_S1IN #0	US0_CS #3 US1_CS #3 US2_RTS #3 US3_CS #2 U0_TX #3 U1_CTS #0 LEU0_TX #5 I2C2_SDA #1	LES_CH14 PRS_CH0 #2 ACMP3_O #2
PA2	BUSBY BUSAX LCD_SEG15	EBI_AD11 #0 EBI_DTEN #3	TIM0_CC2 #0 TIM3_CC2 #4	ETH_RMIIRXD0 #0 ETH_MIITXD2 #0 SDIO_DAT2 #1 US1_RX #6 US3_CLK #0 QSPIO_DQ0 #1	CMU_CLK0 #0 PRS_CH8 #1 ETM_TD0 #3
PG0	BUSACMP2Y BU- SACMP2X	EBI_AD00 #2	TIM6_CC0 #0 TIM2_CDTI0 #3 WTIM0_CDTI1 #1 LETIM1_OUT0 #6	ETH_MIITXCLK #1 US3_TX #4 QSPIO_SCLK #2	CMU_CLK2 #3

5.21 Alternate Functionality Overview

A wide selection of alternate functionality is available for multiplexing to various pins. The following table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings and the associated GPIO pin. Refer to [5.20 GPIO Functionality Table](#) for a list of functions available on each GPIO pin.

Note: Some functionality, such as analog interfaces, do not have alternate settings or a LOCATION bitfield. In these cases, the pinout is shown in the column corresponding to LOCATION 0.

Table 5.21. Alternate Functionality Overview

Alternate	LOCATION		Description
Functionality	0 - 3	4 - 7	
ACMP0_O	0: PE13 1: PE2 2: PD6 3: PB11	4: PA6 5: PB0 6: PB2 7: PB3	Analog comparator ACMP0, digital output.
ACMP1_O	0: PF2 1: PE3 2: PD7 3: PA12	4: PA14 5: PB9 6: PB10 7: PA5	Analog comparator ACMP1, digital output.
ACMP2_O	0: PD8 1: PE0 2: PE1 3: PI0	4: PI1 5: PI2	Analog comparator ACMP2, digital output.
ACMP3_O	0: PF0 1: PC15 2: PC14 3: PC13	4: PI4 5: PI5	Analog comparator ACMP3, digital output.
ADC0_EXTN	0: PD7		Analog to digital converter ADC0 external reference input negative pin.
ADC0_EXTP	0: PD6		Analog to digital converter ADC0 external reference input positive pin.
ADC1_EXTN	0: PD7		Analog to digital converter ADC1 external reference input negative pin.
ADC1_EXTP	0: PD6		Analog to digital converter ADC1 external reference input positive pin.
BOOT_RX	0: PF1		Bootloader RX.
BOOT_TX	0: PF0		Bootloader TX.

Alternate	LOCATION		
Functionality	0 - 3	4 - 7	Description
SDIO_DAT7	0: PD9 1: PB4		SDIO Data 7.
SDIO_WP	0: PF9 1: PC5 2: PB15 3: PB9		SDIO Write Protect.
TIM0_CC0	0: PA0 1: PF6 2: PD1 3: PB6	4: PF0 5: PC4 6: PA8 7: PA1	Timer 0 Capture Compare input / output channel 0.
TIM0_CC1	0: PA1 1: PF7 2: PD2 3: PC0	4: PF1 5: PC5 6: PA9 7: PA0	Timer 0 Capture Compare input / output channel 1.
TIM0_CC2	0: PA2 1: PF8 2: PD3 3: PC1	4: PF2 5: PA7 6: PA10 7: PA13	Timer 0 Capture Compare input / output channel 2.
TIM0_CDTI0	0: PA3 1: PC13 2: PF3 3: PC2	4: PB7	Timer 0 Complimentary Dead Time Insertion channel 0.
TIM0_CDTI1	0: PA4 1: PC14 2: PF4 3: PC3	4: PB8	Timer 0 Complimentary Dead Time Insertion channel 1.
TIM0_CDTI2	0: PA5 1: PC15 2: PF5 3: PC4	4: PB11	Timer 0 Complimentary Dead Time Insertion channel 2.
TIM1_CC0	0: PC13 1: PE10 2: PB0 3: PB7	4: PD6 5: PF2 6: PF13 7: PI6	Timer 1 Capture Compare input / output channel 0.
TIM1_CC1	0: PC14 1: PE11 2: PB1 3: PB8	4: PD7 5: PF3 6: PF14 7: PI7	Timer 1 Capture Compare input / output channel 1.
TIM1_CC2	0: PC15 1: PE12 2: PB2 3: PB11	4: PC13 5: PF4 6: PF15 7: PI8	Timer 1 Capture Compare input / output channel 2.
TIM1_CC3	0: PC12 1: PE13 2: PB3 3: PB12	4: PC14 5: PF12 6: PF5 7: PI9	Timer 1 Capture Compare input / output channel 3.
TIM2_CC0	0: PA8 1: PA12 2: PC8 3: PF2	4: PB6 5: PC2 6: PG8 7: PG5	Timer 2 Capture Compare input / output channel 0.

Alternate	LOCATION		
Functionality	0 - 3	4 - 7	Description
US3_RTS	0: PA5 1: PC1 2: PA14 3: PC15	4: PG5 5: PG11	USART3 Request To Send hardware flow control output.
US3_RX	0: PA1 1: PE7 2: PB7 3: PG7	4: PG1 5: PI13	USART3 Asynchronous Receive. USART3 Synchronous mode Master Input / Slave Output (MISO).
US3_TX	0: PA0 1: PE6 2: PB3 3: PG6	4: PG0 5: PI12	USART3 Asynchronous Transmit. Also used as receive input in half duplex communication. USART3 Synchronous mode Master Output / Slave Input (MOSI).
US4_CLK	0: PC4 1: PD11 2: PI2 3: PI8	4: PH6	USART4 clock input / output.
US4_CS	0: PC5 1: PD12 2: PI3 3: PI9	4: PH7	USART4 chip select input / output.
US4_CTS	0: PA7 1: PD13 2: PI4 3: PI10	4: PH8	USART4 Clear To Send hardware flow control input.
US4_RTS	0: PA8 1: PD14 2: PI5 3: PI11	4: PH9	USART4 Request To Send hardware flow control output.
US4_RX	0: PB8 1: PD10 2: PI1 3: PI7	4: PH5	USART4 Asynchronous Receive. USART4 Synchronous mode Master Input / Slave Output (MISO).
US4_TX	0: PB7 1: PD9 2: PI0 3: PI6	4: PH4	USART4 Asynchronous Transmit. Also used as receive input in half duplex communication. USART4 Synchronous mode Master Output / Slave Input (MOSI).
US5_CLK	0: PB11 1: PD13 2: PF13 3: PH12		USART5 clock input / output.
US5_CS	0: PB13 1: PD14 2: PF12 3: PH13		USART5 chip select input / output.
US5_CTS	0: PB14 1: PD15 2: PF11 3: PH14		USART5 Clear To Send hardware flow control input.
US5_RTS	0: PB12 1: PB15 2: PF10 3: PH15		USART5 Request To Send hardware flow control output.

Port	Bus	CH31	CH30	CH29	CH28	CH27	CH26	CH25	CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0	
OPA3_OUT																																		
APORT1Y	BUSAY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	
APORT2Y	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	
APORT3Y	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	
APORT4Y	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	
APORT1X	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	
APORT2X	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	
APORT3X	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	
APORT4X	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	
APORT1Y	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	
APORT2Y	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	
APORT3Y	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY
APORT4Y	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY
APORT1X	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX
APORT2X	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX
APORT3X	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX
APORT4X	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY
VDAC0_OUT0 / OPA0_OUT																																		
APORT1Y	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	
APORT2Y	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	
APORT3Y	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY
APORT4Y	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY
APORT1X	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX
APORT2X	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX
APORT3X	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX
APORT4X	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY
APORT1Y	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY
APORT2Y	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY
APORT3Y	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY
APORT4Y	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY
APORT1X	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX
APORT2X	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX
APORT3X	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX
APORT4X	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY
APORT1Y	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY
APORT2Y	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY
APORT3Y	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY
APORT4Y	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY
APORT1X	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX
APORT2X	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX
APORT3X	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX	BUSCX
APORT4X	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY
APORT1Y	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY	BUSAY
APORT2Y	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY	BUSBY
APORT3Y	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY	BUSCY
APORT4Y	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY	BUSDY
APORT1X	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX	BUSAX
APORT2X	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX	BUSBX						

APORT4Y	APORT3Y	APORT2Y	APORT1Y
BUSDY	BUSCY	BUSBY	BUSAY
	PF15		PB15
PF14		PB14	
	PF13		PB13
PF12		PB12	
	PF11		PB11
PF10		PB10	
	PF9		PB9
PF8			
	PF7		
PF6		PB6	
	PF5		PB5
PF4		PB4	
	PF3		PB3
PF2		PB2	
	PF1		PB1
PF0		PB0	
	PE15		PA15
PE14		PA14	
	PE13		PA13
PE12		PA12	
	PE11		PA11
PE10		PA10	
	PE9		PA9
PE8		PA8	
	PE7		PA7
PE6		PA6	
	PE5		PA5
PE4		PA4	
			PA3
		PA2	
	PE1		PA1
PE0		PA0	

9.3 BGA112 Package Marking



Figure 9.3. BGA112 Package Marking

The package marking consists of:

- P P P P P P P P P P – The part number designation.
- T T T T T T – A trace or manufacturing code. The first letter is the device revision.
- Y Y – The last 2 digits of the assembly year.
- W W – The 2-digit workweek when the device was assembled.

Table 11.1. TQFP64 Package Dimensions

Dimension	Min	Typ	Max
A	—	1.15	1.20
A1	0.05	—	0.15
A2	0.95	1.00	1.05
b	0.17	0.22	0.27
b1	0.17	0.20	0.23
c	0.09	—	0.20
c1	0.09	—	0.16
D	12.00 BSC		
D1	10.00 BSC		
e	0.50 BSC		
E	12.00 BSC		
E1	10.00 BSC		
L	0.45	0.60	0.75
L1	1.00 REF		
R1	0.08	—	—
R2	0.08	—	0.20
S	0.20	—	—
θ	0	3.5	7
Θ1	0	—	0.10
Θ2	11	12	13
Θ3	11	12	13
Note: 1. All dimensions shown are in millimeters (mm) unless otherwise noted. 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994. 3. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.			