




Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                       |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                                |
| Core Processor             | ARM® Cortex®-M4                                                                                                                                                       |
| Core Size                  | 32-Bit Single-Core                                                                                                                                                    |
| Speed                      | 72MHz                                                                                                                                                                 |
| Connectivity               | CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, IrDA, LINbus, MMC/SD/SDIO, QSPI, SmartCard, SPI, UART/USART, USB                                                         |
| Peripherals                | Brown-out Detect/Reset, DMA, LCD, POR, PWM, WDT                                                                                                                       |
| Number of I/O              | 95                                                                                                                                                                    |
| Program Memory Size        | 2MB (2M x 8)                                                                                                                                                          |
| Program Memory Type        | FLASH                                                                                                                                                                 |
| EEPROM Size                | -                                                                                                                                                                     |
| RAM Size                   | 512K x 8                                                                                                                                                              |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.8V                                                                                                                                                           |
| Data Converters            | A/D 16x12b SAR; D/A 2x12b                                                                                                                                             |
| Oscillator Type            | Internal                                                                                                                                                              |
| Operating Temperature      | -40°C ~ 125°C (TA)                                                                                                                                                    |
| Mounting Type              | Surface Mount                                                                                                                                                         |
| Package / Case             | 120-VFBGA                                                                                                                                                             |
| Supplier Device Package    | 120-BGA (7x7)                                                                                                                                                         |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/silicon-labs/efm32gg11b820f2048il120-b">https://www.e-xfl.com/product-detail/silicon-labs/efm32gg11b820f2048il120-b</a> |

### 3.10.2 Memory System Controller (MSC)

The Memory System Controller (MSC) is the program memory unit of the microcontroller. The flash memory is readable and writable from both the Cortex-M and DMA. The flash memory is divided into two blocks; the main block and the information block. Program code is normally written to the main block, whereas the information block is available for special user data and flash lock bits. There is also a read-only page in the information block containing system and device calibration data. Read and write operations are supported in energy modes EM0 Active and EM1 Sleep.

### 3.10.3 Linked Direct Memory Access Controller (LDMA)

The Linked Direct Memory Access (LDMA) controller allows the system to perform memory operations independently of software. This reduces both energy consumption and software workload. The LDMA allows operations to be linked together and staged, enabling sophisticated operations to be implemented.

### 3.10.4 Bootloader

All devices come pre-programmed with a UART bootloader. This bootloader resides in flash and can be erased if it is not needed. More information about the bootloader protocol and usage can be found in *AN0003: UART Bootloader*. Application notes can be found on the Silicon Labs website ([www.silabs.com/32bit-appnotes](http://www.silabs.com/32bit-appnotes)) or within Simplicity Studio in the **[Documentation]** area.

### 3.11 Memory Map

The EFM32GG11 memory map is shown in the figures below. RAM and flash sizes are for the largest memory configuration.




Figure 3.2. EFM32GG11 Memory Map — Core Peripherals and Code Space

#### 4.1.7.2 Current Consumption 3.3 V using DC-DC Converter

Unless otherwise indicated, typical conditions are: VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = 1.8 V DC-DC output. T = 25 °C. Minimum and maximum values in this table represent the worst conditions across supply voltage and process variation at T = 25 °C.

**Table 4.8. Current Consumption 3.3 V using DC-DC Converter**

| Parameter                                                                                              | Symbol                  | Test Condition                                     | Min | Typ  | Max | Unit   |
|--------------------------------------------------------------------------------------------------------|-------------------------|----------------------------------------------------|-----|------|-----|--------|
| Current consumption in EM0 mode with all peripherals disabled, DCDC in Low Noise DCM mode <sup>2</sup> | I <sub>ACTIVE_DCM</sub> | 72 MHz HFRCO, CPU running Prime from flash         | —   | 80   | —   | μA/MHz |
|                                                                                                        |                         | 72 MHz HFRCO, CPU running while loop from flash    | —   | 80   | —   | μA/MHz |
|                                                                                                        |                         | 72 MHz HFRCO, CPU running CoreMark loop from flash | —   | 92   | —   | μA/MHz |
|                                                                                                        |                         | 50 MHz crystal, CPU running while loop from flash  | —   | 84   | —   | μA/MHz |
|                                                                                                        |                         | 48 MHz HFRCO, CPU running while loop from flash    | —   | 84   | —   | μA/MHz |
|                                                                                                        |                         | 32 MHz HFRCO, CPU running while loop from flash    | —   | 90   | —   | μA/MHz |
|                                                                                                        |                         | 26 MHz HFRCO, CPU running while loop from flash    | —   | 94   | —   | μA/MHz |
|                                                                                                        |                         | 16 MHz HFRCO, CPU running while loop from flash    | —   | 109  | —   | μA/MHz |
|                                                                                                        |                         | 1 MHz HFRCO, CPU running while loop from flash     | —   | 698  | —   | μA/MHz |
| Current consumption in EM0 mode with all peripherals disabled, DCDC in Low Noise CCM mode <sup>1</sup> | I <sub>ACTIVE_CCM</sub> | 72 MHz HFRCO, CPU running Prime from flash         | —   | 84   | —   | μA/MHz |
|                                                                                                        |                         | 72 MHz HFRCO, CPU running while loop from flash    | —   | 84   | —   | μA/MHz |
|                                                                                                        |                         | 72 MHz HFRCO, CPU running CoreMark loop from flash | —   | 95   | —   | μA/MHz |
|                                                                                                        |                         | 50 MHz crystal, CPU running while loop from flash  | —   | 91   | —   | μA/MHz |
|                                                                                                        |                         | 48 MHz HFRCO, CPU running while loop from flash    | —   | 92   | —   | μA/MHz |
|                                                                                                        |                         | 32 MHz HFRCO, CPU running while loop from flash    | —   | 104  | —   | μA/MHz |
|                                                                                                        |                         | 26 MHz HFRCO, CPU running while loop from flash    | —   | 113  | —   | μA/MHz |
|                                                                                                        |                         | 16 MHz HFRCO, CPU running while loop from flash    | —   | 142  | —   | μA/MHz |
|                                                                                                        |                         | 1 MHz HFRCO, CPU running while loop from flash     | —   | 1264 | —   | μA/MHz |

| Parameter                                                                      | Symbol         | Test Condition                                                                                          | Min | Typ  | Max | Unit    |
|--------------------------------------------------------------------------------|----------------|---------------------------------------------------------------------------------------------------------|-----|------|-----|---------|
| Current consumption in EM3 mode, with voltage scaling enabled                  | $I_{EM3\_VS}$  | Full 512 kB RAM retention and CRYOTIMER running from ULFR-CO                                            | —   | 3.4  | —   | $\mu A$ |
| Current consumption in EM4H mode, with voltage scaling enabled                 | $I_{EM4H\_VS}$ | 128 byte RAM retention, RTCC running from LFXO                                                          | —   | 0.94 | —   | $\mu A$ |
|                                                                                |                | 128 byte RAM retention, CRYO-TIMER running from ULFR-CO                                                 | —   | 0.56 | —   | $\mu A$ |
|                                                                                |                | 128 byte RAM retention, no RTCC                                                                         | —   | 0.56 | —   | $\mu A$ |
| Current consumption in EM4S mode                                               | $I_{EM4S}$     | No RAM retention, no RTCC                                                                               | —   | 0.1  | —   | $\mu A$ |
| Current consumption of peripheral power domain 1, with voltage scaling enabled | $I_{PD1\_VS}$  | Additional current consumption in EM2/3 when any peripherals on power domain 1 are enabled <sup>1</sup> | —   | 0.68 | —   | $\mu A$ |
| Current consumption of peripheral power domain 2, with voltage scaling enabled | $I_{PD2\_VS}$  | Additional current consumption in EM2/3 when any peripherals on power domain 2 are enabled <sup>1</sup> | —   | 0.28 | —   | $\mu A$ |

**Note:**

1. Extra current consumed by power domain. Does not include current associated with the enabled peripherals. See [3.2.4 EM2 and EM3 Power Domains](#) for a list of the peripherals in each power domain.
2. CMU\_LFRCTRL\_ENVREF = 1, CMU\_LFRCTRL\_VREFUPDATE = 1




Figure 4.5. EBI Read Enable Output Timing Diagram

## SDIO MMC SDR Mode Timing at 1.8 V

Timing is specified for route location 0 at 1.8 V IOVDD with voltage scaling disabled. Slew rate for SD\_CLK set to 7, all other GPIO set to 6, DRIVESTRENGTH = STRONG for all pins. SDIO\_CTRL\_TXDLYMUXSEL = 1. Loading between 5 and 10 pF on all pins or between 10 and 20 pF on all pins.

**Table 4.50. SDIO MMC SDR Mode Timing (Location 0, 1.8V I/O)**

| Parameter                                        | Symbol              | Test Condition                    | Min  | Typ  | Max | Unit |
|--------------------------------------------------|---------------------|-----------------------------------|------|------|-----|------|
| Clock frequency during data transfer             | F <sub>SD_CLK</sub> | Using HFRCO, AUXHFRCO, or USHFRCO | —    | —    | 25  | MHz  |
|                                                  |                     | Using HFXO                        | —    | —    | TBD | MHz  |
| Clock low time                                   | t <sub>WL</sub>     | Using HFRCO, AUXHFRCO, or USHFRCO | 18.1 | —    | —   | ns   |
|                                                  |                     | Using HFXO                        | TBD  | —    | —   | ns   |
| Clock high time                                  | t <sub>WH</sub>     | Using HFRCO, AUXHFRCO, or USHFRCO | 18.1 | —    | —   | ns   |
|                                                  |                     | Using HFXO                        | TBD  | —    | —   | ns   |
| Clock rise time                                  | t <sub>R</sub>      |                                   | 1.96 | 8.27 | —   | ns   |
| Clock fall time                                  | t <sub>F</sub>      |                                   | 1.67 | 6.90 | —   | ns   |
| Input setup time, CMD, DAT[0:7] valid to SD_CLK  | t <sub>ISU</sub>    |                                   | 5.3  | —    | —   | ns   |
| Input hold time, SD_CLK to CMD, DAT[0:7] change  | t <sub>IH</sub>     |                                   | 2.5  | —    | —   | ns   |
| Output delay time, SD_CLK to CMD, DAT[0:7] valid | t <sub>ODLY</sub>   |                                   | 0    | —    | 16  | ns   |
| Output hold time, SD_CLK to CMD, DAT[0:7] change | t <sub>OH</sub>     |                                   | 3    | —    | —   | ns   |




Figure 4.20. SDIO MMC DDR Mode Timing

## 4.1.28 Quad SPI (QSPI)

### 4.1.28.1 QSPI SDR Mode

#### QSPI SDR Mode Timing (Location 0)

Timing is specified with voltage scaling disabled, PHY-mode, route location 0 only, TX DLL = 23, RX DLL = 48, 20-25 pF loading per GPIO, and slew rate for all GPIO set to 6, DRIVESTRENGTH = STRONG.

Table 4.54. QSPI SDR Mode Timing (Location 0)

| Parameter        | Symbol   | Test Condition | Min                   | Typ | Max         | Unit |
|------------------|----------|----------------|-----------------------|-----|-------------|------|
| Full SCLK period | T        |                | $(1/F_{SCLK}) * 0.95$ | —   | —           | ns   |
| Output valid     | $t_{OV}$ |                | —                     | —   | $T/2 - 2.4$ | ns   |
| Output hold      | $t_{OH}$ |                | $T/2 - 32.9$          | —   | —           | ns   |
| Input setup      | $t_{SU}$ |                | $36.2 - T/2$          | —   | —           | ns   |
| Input hold       | $t_{H}$  |                | $T/2 - 3.3$           | —   | —           | ns   |

#### 4.1.28.2 QSPI DDR Mode

##### QSPI DDR Mode Timing (Location 0)

Timing is specified with voltage scaling disabled, PHY-mode, route location 0 only, TX DLL = 35, RX DLL = 70, 20-25 pF loading per GPIO, and slew rate for all GPIO set to 6, DRIVESTRENGTH = STRONG.

**Table 4.56. QSPI DDR Mode Timing (Location 0)**

| Parameter        | Symbol          | Test Condition           | Min                           | Typ | Max       | Unit |
|------------------|-----------------|--------------------------|-------------------------------|-----|-----------|------|
| Half SCLK period | T/2             | HFXO                     | $(1/F_{SCLK})^*$<br>0.4 - 0.4 | —   | —         | ns   |
|                  |                 | HFRCO, AUXHFRCO, USHFRCO | $(1/F_{SCLK})^*$<br>0.44      | —   | —         | ns   |
| Output valid     | t <sub>OV</sub> |                          | —                             | —   | T/2 - 5.0 | ns   |
| Output hold      | t <sub>OH</sub> |                          | T/2 - 39.4                    | —   | —         | ns   |
| Input setup      | t <sub>SU</sub> |                          | 33.1                          | —   | —         | ns   |
| Input hold       | t <sub>H</sub>  |                          | -0.9                          | —   | —         | ns   |




Figure 4.26. EM2, EM3, EM4H and EM4S Typical Supply Current vs. Temperature

## 4.2.2 DC-DC Converter

Default test conditions: CCM mode, LDCDC = 4.7  $\mu$ H, CDCDC = 4.7  $\mu$ F, VDCDC\_I = 3.3 V, VDCDC\_O = 1.8 V, FDCDC\_LN = 7 MHz




Figure 4.29. DC-DC Converter Typical Performance Characteristics


| Pin Name | Pin(s)                                    | Description                                                                                              | Pin Name | Pin(s)                        | Description                |
|----------|-------------------------------------------|----------------------------------------------------------------------------------------------------------|----------|-------------------------------|----------------------------|
| PF11     | A13                                       | GPIO (5V)                                                                                                | PA15     | B1                            | GPIO                       |
| PE13     | B2                                        | GPIO                                                                                                     | PE11     | B3                            | GPIO                       |
| PE8      | B4                                        | GPIO                                                                                                     | PD12     | B5                            | GPIO                       |
| PD10     | B6                                        | GPIO                                                                                                     | PF8      | B7                            | GPIO                       |
| PF6      | B8                                        | GPIO                                                                                                     | PF13     | B9                            | GPIO (5V)                  |
| PF4      | B10                                       | GPIO                                                                                                     | PF3      | B11                           | GPIO                       |
| VBUS     | B12                                       | USB VBUS signal and auxiliary input to 5 V regulator.                                                    | PF10     | B13                           | GPIO (5V)                  |
| PA1      | C1                                        | GPIO                                                                                                     | PA0      | C2                            | GPIO                       |
| PE10     | C3                                        | GPIO                                                                                                     | PD13     | C4                            | GPIO (5V)                  |
| VSS      | C5<br>C8<br>H3<br>J3<br>K11<br>L12<br>L15 | Ground                                                                                                   | IOVDD1   | C6                            | Digital IO power supply 1. |
| PF9      | C7                                        | GPIO                                                                                                     | IOVDD0   | C9<br>J11<br>K3<br>L11<br>L16 | Digital IO power supply 0. |
| PF2      | C10                                       | GPIO                                                                                                     | PF1      | C11                           | GPIO (5V)                  |
| PC14     | C12                                       | GPIO (5V)                                                                                                | PC15     | C13                           | GPIO (5V)                  |
| PA3      | D1                                        | GPIO                                                                                                     | PA2      | D2                            | GPIO                       |
| PB15     | D3                                        | GPIO (5V)                                                                                                | PF0      | D11                           | GPIO (5V)                  |
| PC12     | D12                                       | GPIO (5V)                                                                                                | PC13     | D13                           | GPIO (5V)                  |
| PA6      | E1                                        | GPIO                                                                                                     | PA5      | E2                            | GPIO                       |
| PA4      | E3                                        | GPIO                                                                                                     | PC9      | E11                           | GPIO (5V)                  |
| PC10     | E12                                       | GPIO (5V)                                                                                                | PC11     | E13                           | GPIO (5V)                  |
| PB0      | F1                                        | GPIO                                                                                                     | PB1      | F2                            | GPIO                       |
| PB2      | F3                                        | GPIO                                                                                                     | PE6      | F11                           | GPIO                       |
| PE7      | F12                                       | GPIO                                                                                                     | PC8      | F13                           | GPIO (5V)                  |
| PB3      | G1                                        | GPIO                                                                                                     | PB4      | G2                            | GPIO                       |
| IOVDD2   | G3                                        | Digital IO power supply 2.                                                                               | PE3      | G11                           | GPIO                       |
| PE4      | G12                                       | GPIO                                                                                                     | PE5      | G13                           | GPIO                       |
| PB5      | H1                                        | GPIO                                                                                                     | PB6      | H2                            | GPIO                       |
| DVDD     | H11                                       | Digital power supply.                                                                                    | PE2      | H12                           | GPIO                       |
| DECOUPLE | H13                                       | Decouple output for on-chip voltage regulator. An external decoupling capacitor is required at this pin. | PD14     | J1                            | GPIO (5V)                  |
| PD15     | J2                                        | GPIO (5V)                                                                                                | PE1      | J12                           | GPIO (5V)                  |

| Pin Name | Pin(s)          | Description          | Pin Name | Pin(s) | Description                                                                                                                                                                                 |
|----------|-----------------|----------------------|----------|--------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PC1      | J1              | GPIO (5V)            | PC3      | J2     | GPIO (5V)                                                                                                                                                                                   |
| PD15     | J3              | GPIO (5V)            | PA12     | J4     | GPIO (5V)                                                                                                                                                                                   |
| PA9      | J5              | GPIO                 | PA10     | J6     | GPIO                                                                                                                                                                                        |
| PB9      | J7              | GPIO (5V)            | PB10     | J8     | GPIO (5V)                                                                                                                                                                                   |
| PD2      | J9              | GPIO (5V)            | PD3      | J10    | GPIO                                                                                                                                                                                        |
| PD4      | J11             | GPIO                 | PB7      | K1     | GPIO                                                                                                                                                                                        |
| PC4      | K2              | GPIO                 | PA13     | K3     | GPIO (5V)                                                                                                                                                                                   |
| PA11     | K5              | GPIO                 | RESETn   | K6     | Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. |
| AVDD     | K8<br>K9<br>L10 | Analog power supply. | PD1      | K11    | GPIO                                                                                                                                                                                        |
| PB8      | L1              | GPIO                 | PC5      | L2     | GPIO                                                                                                                                                                                        |
| PA14     | L3              | GPIO                 | PB11     | L5     | GPIO                                                                                                                                                                                        |
| PB12     | L6              | GPIO                 | PB13     | L8     | GPIO                                                                                                                                                                                        |
| PB14     | L9              | GPIO                 | PD0      | L11    | GPIO (5V)                                                                                                                                                                                   |

**Note:**

1. GPIO with 5V tolerance are indicated by (5V).
2. The pins PD13, PD14, and PD15 will not be 5V tolerant on all future devices. In order to preserve upgrade options with full hardware compatibility, do not use these pins with 5V domains.

## 5.15 EFM32GG11B1xx in QFP64 Device Pinout



**Figure 5.15. EFM32GG11B1xx in QFP64 Device Pinout**

The following table provides package pin connections and general descriptions of pin functionality. For detailed information on the supported features for each GPIO pin, see [5.20 GPIO Functionality Table](#) or [5.21 Alternate Functionality Overview](#).

**Table 5.15. EFM32GG11B1xx in QFP64 Device Pinout**

| Pin Name | Pin(s)        | Description                | Pin Name | Pin(s)        | Description |
|----------|---------------|----------------------------|----------|---------------|-------------|
| PA0      | 1             | GPIO                       | PA1      | 2             | GPIO        |
| PA2      | 3             | GPIO                       | PA3      | 4             | GPIO        |
| PA4      | 5             | GPIO                       | PA5      | 6             | GPIO        |
| IOVDD0   | 7<br>26<br>55 | Digital IO power supply 0. | VSS      | 8<br>22<br>56 | Ground      |
| PC0      | 9             | GPIO (5V)                  | PC1      | 10            | GPIO (5V)   |
| PC2      | 11            | GPIO (5V)                  | PC3      | 12            | GPIO (5V)   |

| Pin Name | Pin(s) | Description                   | Pin Name | Pin(s) | Description                                                                                                                                                                                 |
|----------|--------|-------------------------------|----------|--------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PB6      | 12     | GPIO                          | PC4      | 13     | GPIO                                                                                                                                                                                        |
| PC5      | 14     | GPIO                          | PB7      | 15     | GPIO                                                                                                                                                                                        |
| PB8      | 16     | GPIO                          | PA8      | 17     | GPIO                                                                                                                                                                                        |
| PA12     | 18     | GPIO (5V)                     | PA13     | 19     | GPIO (5V)                                                                                                                                                                                   |
| PA14     | 20     | GPIO                          | RESETn   | 21     | Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. |
| PB11     | 22     | GPIO                          | PB12     | 23     | GPIO                                                                                                                                                                                        |
| AVDD     | 24     | Analog power supply.          | PB13     | 25     | GPIO                                                                                                                                                                                        |
| PB14     | 26     | GPIO                          | PD0      | 28     | GPIO (5V)                                                                                                                                                                                   |
| PD1      | 29     | GPIO                          | PD2      | 30     | GPIO (5V)                                                                                                                                                                                   |
| PD3      | 31     | GPIO                          | PD4      | 32     | GPIO                                                                                                                                                                                        |
| PD5      | 33     | GPIO                          | PD6      | 34     | GPIO                                                                                                                                                                                        |
| PD8      | 35     | GPIO                          | VREGVSS  | 36     | Voltage regulator VSS                                                                                                                                                                       |
| VREGSW   | 37     | DCDC regulator switching node | VREGVDD  | 38     | Voltage regulator VDD input                                                                                                                                                                 |
| DVDD     | 39     | Digital power supply.         | DECOUPLE | 40     | Decouple output for on-chip voltage regulator. An external decoupling capacitor is required at this pin.                                                                                    |
| PE4      | 41     | GPIO                          | PE5      | 42     | GPIO                                                                                                                                                                                        |
| PE6      | 43     | GPIO                          | PE7      | 44     | GPIO                                                                                                                                                                                        |
| VREGI    | 45     | Input to 5 V regulator.       | VREGO    | 46     | Decoupling for 5 V regulator and regulator output. Power for USB PHY in USB-enabled OPNs                                                                                                    |
| PF10     | 47     | GPIO (5V)                     | PF11     | 48     | GPIO (5V)                                                                                                                                                                                   |
| PF0      | 49     | GPIO (5V)                     | PF1      | 50     | GPIO (5V)                                                                                                                                                                                   |
| PF2      | 51     | GPIO                          | VBUS     | 52     | USB VBUS signal and auxiliary input to 5 V regulator.                                                                                                                                       |
| PF12     | 53     | GPIO                          | PF5      | 54     | GPIO                                                                                                                                                                                        |
| PE8      | 56     | GPIO                          | PE9      | 57     | GPIO                                                                                                                                                                                        |
| PE10     | 58     | GPIO                          | PE11     | 59     | GPIO                                                                                                                                                                                        |
| PE12     | 60     | GPIO                          | PE13     | 61     | GPIO                                                                                                                                                                                        |
| PE14     | 62     | GPIO                          | PE15     | 63     | GPIO                                                                                                                                                                                        |
| PA15     | 64     | GPIO                          |          |        |                                                                                                                                                                                             |

**Note:**

1. GPIO with 5V tolerance are indicated by (5V).

| Alternate     | LOCATION                               |                    |                                                                  |
|---------------|----------------------------------------|--------------------|------------------------------------------------------------------|
| Functionality | 0 - 3                                  | 4 - 7              | Description                                                      |
| EBI_CS1       | 0: PD10<br>1: PA11<br>2: PC1<br>3: PB1 | 4: PE9             | External Bus Interface (EBI) Chip Select output 1.               |
| EBI_CS2       | 0: PD11<br>1: PA12<br>2: PC2<br>3: PB2 | 4: PE10            | External Bus Interface (EBI) Chip Select output 2.               |
| EBI_CS3       | 0: PD12<br>1: PB15<br>2: PC3<br>3: PB3 | 4: PE11            | External Bus Interface (EBI) Chip Select output 3.               |
| EBI_CSTFT     | 0: PA7<br>1: PF6<br>2: PB12<br>3: PA0  |                    | External Bus Interface (EBI) Chip Select output TFT.             |
| EBI_DCLK      | 0: PA8<br>1: PF7<br>2: PH0<br>3: PA1   |                    | External Bus Interface (EBI) TFT Dot Clock pin.                  |
| EBI_DTEN      | 0: PA9<br>1: PD9<br>2: PH1<br>3: PA2   |                    | External Bus Interface (EBI) TFT Data Enable pin.                |
| EBI_HSNCR     | 0: PA11<br>1: PD11<br>2: PH3<br>3: PA4 |                    | External Bus Interface (EBI) TFT Horizontal Synchronization pin. |
| EBI_NANDREN   | 0: PC3<br>1: PD15<br>2: PB9<br>3: PC4  | 4: PC15<br>5: PF12 | External Bus Interface (EBI) NAND Read Enable output.            |
| EBI_NANDWEN   | 0: PC5<br>1: PD14<br>2: PA13<br>3: PC2 | 4: PC14<br>5: PF11 | External Bus Interface (EBI) NAND Write Enable output.           |
| EBI_REN       | 0: PF5<br>1: PA14<br>2: PA12<br>3: PC0 | 4: PF9<br>5: PF5   | External Bus Interface (EBI) Read Enable output.                 |
| EBI_VSNCR     | 0: PA10<br>1: PD10<br>2: PH2<br>3: PA3 |                    | External Bus Interface (EBI) TFT Vertical Synchronization pin.   |
| EBI_WEN       | 0: PF4<br>1: PA13<br>2: PC5<br>3: PB6  | 4: PF8<br>5: PF4   | External Bus Interface (EBI) Write Enable output.                |
| ETH_MDC       | 0: PB4<br>1: PD14<br>2: PC1<br>3: PA6  |                    | Ethernet Management Data Clock.                                  |

| Alternate Functionality | Location | Priority         |
|-------------------------|----------|------------------|
| QSPI0_DQS               | 0: PF9   | High Speed       |
| QSPI0_SCLK              | 0: PF6   | High Speed       |
| SDIO_CLK                | 0: PE13  | High Speed       |
| SDIO_CMD                | 0: PE12  | High Speed       |
| SDIO_DAT0               | 0: PE11  | High Speed       |
| SDIO_DAT1               | 0: PE10  | High Speed       |
| SDIO_DAT2               | 0: PE9   | High Speed       |
| SDIO_DAT3               | 0: PE8   | High Speed       |
| SDIO_DAT4               | 0: PD12  | High Speed       |
| SDIO_DAT5               | 0: PD11  | High Speed       |
| SDIO_DAT6               | 0: PD10  | High Speed       |
| SDIO_DAT7               | 0: PD9   | High Speed       |
| TIM0_CC0                | 3: PB6   | Non-interference |
| TIM0_CC1                | 3: PC0   | Non-interference |
| TIM0_CC2                | 3: PC1   | Non-interference |
| TIM0_CDTI0              | 1: PC13  | Non-interference |
| TIM0_CDTI1              | 1: PC14  | Non-interference |
| TIM0_CDTI2              | 1: PC15  | Non-interference |
| TIM2_CC0                | 0: PA8   | Non-interference |
| TIM2_CC1                | 0: PA9   | Non-interference |
| TIM2_CC2                | 0: PA10  | Non-interference |
| TIM2_CDTI0              | 0: PB0   | Non-interference |
| TIM2_CDTI1              | 0: PB1   | Non-interference |
| TIM2_CDTI2              | 0: PB2   | Non-interference |
| TIM4_CC0                | 0: PF3   | Non-interference |
| TIM4_CC1                | 0: PF4   | Non-interference |
| TIM4_CC2                | 0: PF12  | Non-interference |
| TIM4_CDTI0              | 0: PD0   | Non-interference |
| TIM4_CDTI1              | 0: PD1   | Non-interference |
| TIM4_CDTI2              | 0: PD3   | Non-interference |
| TIM6_CC0                | 0: PG0   | Non-interference |
| TIM6_CC1                | 0: PG1   | Non-interference |
| TIM6_CC2                | 0: PG2   | Non-interference |
| TIM6_CDTI0              | 0: PG3   | Non-interference |
| TIM6_CDTI1              | 0: PG4   | Non-interference |
| TIM6_CDTI2              | 0: PG5   | Non-interference |

Table 5.26. ACMP3 Bus and Pin Mapping

| APORT4Y | APORT4X | APORT3Y | APORT3X | APORT2Y | APORT2X | APORT1Y | APORT1X | APORT0Y | APORT0X | Port |
|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|------|
| BUSDY   | BUSDY   | BUSDY   | BUSDY   | BUSDY   | BUSDY   | BUSDY   | BUSDY   | BUSDY   | BUSDY   | Bus  |
| PF14    | PF15    | PF15    | PF14    | PF14    | PF15    | PF15    | PF14    |         |         | CH31 |
|         | PF13    | PF13    |         | PF14    |         |         | PF14    |         |         | CH30 |
| PF12    |         |         | PF12    | PF12    |         | PF13    |         |         |         | CH29 |
|         | PF11    | PF11    |         |         | PF11    |         | PF12    |         |         | CH28 |
| PF10    |         |         | PF10    | PF10    |         |         | PF10    |         |         | CH27 |
|         | PF9     | PF9     |         |         | PF9     | PF9     |         |         |         | CH26 |
| PF8     |         |         | PF8     |         |         |         |         |         |         | CH25 |
|         | PF7     | PF7     |         |         |         |         |         |         |         | CH24 |
| PF6     |         |         | PF6     | PF6     |         |         | PF6     |         |         | CH23 |
|         | PF5     | PF5     |         |         | PF5     | PF5     |         |         |         | CH22 |
| PF4     |         |         | PF4     | PF4     |         |         | PF4     |         |         | CH21 |
|         | PF3     | PF3     |         |         | PF3     | PF3     | PF4     |         |         | CH20 |
| PF2     |         |         | PF2     | PF2     |         |         | PF2     |         |         | CH19 |
|         | PF1     | PF1     |         |         | PF1     |         | PF2     |         |         | CH18 |
| PF0     |         |         | PF0     | PF0     |         |         | PF0     |         |         | CH17 |
|         | PE15    | PE15    |         |         | PE15    | PE15    | PF0     |         |         | CH16 |
| PE14    |         |         | PE14    | PE14    |         |         | PE15    |         |         | CH15 |
|         | PE13    | PE13    |         |         | PE13    |         | PE14    |         |         | CH14 |
| PE12    |         |         | PE12    | PE12    |         |         | PE13    |         |         | CH13 |
|         | PE11    | PE11    |         |         | PE11    |         | PE12    |         |         | CH12 |
| PE10    |         |         | PE10    | PE10    |         |         | PE11    |         |         | CH11 |
|         | PE9     | PE9     |         |         | PE9     |         | PE10    |         |         | CH10 |
| PE8     |         |         | PE8     | PE8     |         |         | PE9     |         |         | CH9  |
|         | PE7     | PE7     |         |         | PE7     |         | PE8     |         |         | CH8  |
| PE6     |         |         | PE6     | PE6     |         |         | PE7     | PH15    | PH15    | CH7  |
|         | PE5     | PE5     |         |         | PE5     |         | PE6     | PH14    | PH14    | CH6  |
| PE4     |         |         | PE4     | PE4     |         |         | PE5     | PH13    | PH13    | CH5  |
|         |         |         |         |         |         |         | PE4     | PH12    | PH12    | CH4  |
|         |         |         |         |         |         |         |         | PH11    | PH11    | CH3  |
|         |         |         |         | PA2     |         |         | PA2     | PH10    | PH10    | CH2  |
|         | PE1     | PE1     |         |         | PA1     | PA1     |         | PH9     | PH9     | CH1  |
| PE0     |         |         | PE0     | PA0     |         |         | PA0     | PH8     | PH8     | CH0  |

## 8.2 BGA120 PCB Land Pattern





Figure 8.2. BGA120 PCB Land Pattern Drawing

## 9. BGA112 Package Specifications

## 9.1 BGA112 Package Dimensions



**Figure 9.1. BGA112 Package Drawing**

**Table 9.1. BGA112 Package Dimensions**

| Dimension | Min       | Typ  | Max  |
|-----------|-----------|------|------|
| A         | -         | -    | 1.30 |
| A1        | 0.55      | 0.60 | 0.65 |
| A2        | 0.21 BSC  |      |      |
| A3        | 0.30      | 0.35 | 0.40 |
| d         | 0.43      | 0.48 | 0.53 |
| D         | 10.00 BSC |      |      |
| D1        | 8.00 BSC  |      |      |
| E         | 10.00 BSC |      |      |
| E1        | 8.00 BSC  |      |      |
| e1        | 0.80 BSC  |      |      |
| e2        | 0.80 BSC  |      |      |
| L1        | 1.00 REF  |      |      |
| L2        | 1.00 REF  |      |      |

**Note:**

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
3. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.