

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

## Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Details	
Product Status	Obsolete
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	72MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, IrDA, LINbus, MMC/SD/SDIO, QSPI, SmartCard, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, LCD, POR, PWM, WDT
Number of I/O	47
Program Memory Size	2MB (2M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.8V
Data Converters	A/D 16x12b SAR; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm32gg11b820f2048iq64-ar

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### 3.2.4 EM2 and EM3 Power Domains

The EFM32GG11 has three independent peripheral power domains for use in EM2 and EM3. Two of these domains are dynamic and can be shut down to save energy. Peripherals associated with the two dynamic power domains are listed in Table 3.1 EM2 and EM3 Peripheral Power Subdomains on page 13. If all of the peripherals in a peripheral power domain are unused, the power domain for that group will be powered off in EM2 and EM3, reducing the overall current consumption of the device. Other EM2, EM3, and EM4-capable peripherals and functions not listed in the table below reside on the primary power domain, which is always on in EM2 and EM3.

Peripheral Power Domain 1	Peripheral Power Domain 2
ACMP0	ACMP1
PCNT0	PCNT1
ADC0	PCNT2
LETIMER0	CSEN
LESENSE	VDAC0
APORT	LEUART0
-	LEUART1
-	LETIMER1
-	12C0
-	12C1
-	12C2
-	IDAC
-	ADC1
-	ACMP2
-	ACMP3
-	LCD
-	RTC

#### Table 3.1. EM2 and EM3 Peripheral Power Subdomains

## 3.3 General Purpose Input/Output (GPIO)

EFM32GG11 has up to 144 General Purpose Input/Output pins. GPIO are organized on three independent supply rails, allowing for interface to multiple logic levels in the system simultaneously. Each GPIO pin can be individually configured as either an output or input. More advanced configurations including open-drain, open-source, and glitch-filtering can be configured for each individual GPIO pin. The GPIO pins can be overridden by peripheral connections, like SPI communication. Each peripheral connection can be routed to several GPIO pins on the device. The input value of a GPIO pin can be routed through the Peripheral Reflex System to other peripherals. The GPIO subsystem supports asynchronous external pin interrupts.

## 3.4 Clocking

## 3.4.1 Clock Management Unit (CMU)

The Clock Management Unit controls oscillators and clocks in the EFM32GG11. Individual enabling and disabling of clocks to all peripheral modules is performed by the CMU. The CMU also controls enabling and configuration of the oscillators. A high degree of flexibility allows software to optimize energy consumption in any specific application by minimizing power dissipation in unused peripherals and oscillators.

# 4.1.12 General-Purpose I/O (GPIO)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input low voltage	V <sub>IL</sub>	GPIO pins	_		IOVDD*0.3	V
Input high voltage	V <sub>IH</sub>	GPIO pins	IOVDD*0.7	_	_	V
Output high voltage relative	V <sub>OH</sub>	Sourcing 3 mA, IOVDD $\ge$ 3 V,	IOVDD*0.8	_	_	V
to IOVDD		DRIVESTRENGTH <sup>1</sup> = WEAK				
		Sourcing 1.2 mA, IOVDD $\ge$ 1.62 V,	IOVDD*0.6	—	-	V
		DRIVESTRENGTH <sup>1</sup> = WEAK				
		Sourcing 20 mA, IOVDD $\ge$ 3 V,	IOVDD*0.8	_	_	V
		DRIVESTRENGTH <sup>1</sup> = STRONG				
		Sourcing 8 mA, IOVDD ≥ 1.62 V,	IOVDD*0.6	—	_	V
		DRIVESTRENGTH <sup>1</sup> = STRONG				
Output low voltage relative to	V <sub>OL</sub>	Sinking 3 mA, IOVDD ≥ 3 V,	_	—	IOVDD*0.2	V
IOVDD		DRIVESTRENGTH <sup>1</sup> = WEAK				
		Sinking 1.2 mA, IOVDD $\ge$ 1.62 V,	_	_	IOVDD*0.4	V
		DRIVESTRENGTH <sup>1</sup> = WEAK				
		Sinking 20 mA, IOVDD $\ge$ 3 V,	_	_	IOVDD*0.2	V
		DRIVESTRENGTH <sup>1</sup> = STRONG				
		Sinking 8 mA, IOVDD ≥ 1.62 V,	_	_	IOVDD*0.4	V
		DRIVESTRENGTH <sup>1</sup> = STRONG				
Input leakage current	I <sub>IOLEAK</sub>	All GPIO except LFXO pins, GPIO ≤ IOVDD, T ≤ 85 °C	—	0.1	TBD	nA
		LFXO Pins, GPIO ≤ IOVDD, T ≤ 85 °C	—	0.1	TBD	nA
		All GPIO except LFXO pins, GPIO ≤ IOVDD, T > 85 °C	—		TBD	nA
		LFXO Pins, GPIO ≤ IOVDD, T > 85 °C	—	_	TBD	nA
Input leakage current on 5VTOL pads above IOVDD	I <sub>5VTOLLEAK</sub>	IOVDD < GPIO ≤ IOVDD + 2 V	-	3.3	TBD	μA
I/O pin pull-up/pull-down re- sistor	R <sub>PUD</sub>		TBD	40	TBD	kΩ
Pulse width of pulses re- moved by the glitch suppres- sion filter	t <sub>IOGLITCH</sub>		15	25	35	ns

# Table 4.20. General-Purpose I/O (GPIO)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit		
Note:			l					
1. Supply current s the load.	specifications are for VD	AC circuitry operating with static o	output only and do n	not include cur	rent required	to drive		
	ode, the output is define ngle-ended range.	d as the difference between two s	ingle-ended outputs	s. Absolute vol	tage on each	output is		
3. Entire range is r	monotonic and has no m	issing codes.						
	PERCLK is dependent DAC module is enabled	on HFPERCLK frequency. This cuint in the CMU.	urrent contributes to	the total supp	ly current use	ed when		
	5. Gain is calculated by measuring the slope from 10% to 90% of full scale. Offset is calculated by comparing actual VDAC output at 10% of full scale with the measured gain.							
		ΔV <sub>OUT</sub> ), VDAC output at 90% of f						

## 4.1.21 Pulse Counter (PCNT)

## Table 4.29. Pulse Counter (PCNT)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input frequency	F <sub>IN</sub>	Asynchronous Single and Quad- rature Modes	_	—	20	MHz
		Sampled Modes with Debounce filter set to 0.			8	kHz

## 4.1.22 Analog Port (APORT)

## Table 4.30. Analog Port (APORT)

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Supply current <sup>2 1</sup>	I <sub>APORT</sub>	Operation in EM0/EM1 -		7	—	μA
		Operation in EM2/EM3	—	915	_	nA

## Note:

1. Specified current is for continuous APORT operation. In applications where the APORT is not requested continuously (e.g. periodic ACMP requests from LESENSE in EM2), the average current requirements can be estimated by mutiplying the duty cycle of the requests by the specified continuous current number.

2. Supply current increase that occurs when an analog peripheral requests access to APORT. This current is not included in reported module currents. Additional peripherals requesting access to APORT do not incur further current.





Figure 4.13. SDIO DS Mode Timing

# **QSPI DDR Mode Timing (Locations 1, 2)**

Timing is specified with voltage scaling disabled, PHY-mode, route locations other than 0, TX DLL = 53, RX DLL = 88, 20-25 pF loading per GPIO, and slew rate for all GPIO set to 6, DRIVESTRENGTH = STRONG.

Table 4.57.	QSPI DDR	R Mode	Timing	(Locations	1, 2)
-------------	----------	--------	--------	------------	-------

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Half SCLK period	T/2	HFXO	(1/F <sub>SCLK</sub> ) * 0.4 - 0.4	_	_	ns
		HFRCO, AUXHFRCO, USHFRCO	(1/F <sub>SCLK</sub> ) * 0.44	_		ns
Output valid	t <sub>OV</sub>		_	_	T/2 - 6.6	ns
Output hold	t <sub>OH</sub>		T/2 - 52.2	—	_	ns
Input setup	t <sub>SU</sub>		44.8	_	_	ns
Input hold	t <sub>H</sub>		-2.4	_	_	ns






Figure 4.22. QSPI DDR Timing Diagrams

## **QSPI DDR Flash Timing Example**

This example uses timing values for location 0 (DDR mode) to demonstrate the calculation of allowable flash timing using the QSPI in DDR mode.

- Using a configured SCLK frequency (F<sub>SCLK</sub>) of 8 MHz from the HFXO clock source:
- The resulting minimum half-period, T/2(min) = (1/F<sub>SCLK</sub>) \* 0.4 0.4 = 49.6 ns.
- Flash will see a minimum setup time of  $T/2 t_{OV} = T/2 (T/2 5.0) = 5.0$  ns.
- Flash will see a minimum hold time of  $t_{OH} = T/2 39.4 = 49.6 39.4 = 10.2$  ns.
- Flash can have a maximum output valid time of  $T/2 t_{SU} = T/2 33.1 = 49.6 33.1 = 16.5$  ns.
- Flash can have a minimum output hold time of t<sub>H</sub> = 0.9 ns.

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
PD15	J2	GPIO (5V)	PC6	J12	GPIO
DECOUPLE	J13	Decouple output for on-chip voltage regulator. An external decoupling capacitor is required at this pin.	PC0	K1	GPIO (5V)
PC1	K2	GPIO (5V)	PD8	K13	GPIO
PC2	L1	GPIO (5V)	PC3	L2	GPIO (5V)
PA7	L3	GPIO	PB9	L15	GPIO (5V)
PB10	L16	GPIO (5V)	PD0	L17	GPIO (5V)
PD1	L18	GPIO	PD4	L19	GPIO
PD7	L20	GPIO	PB7	M1	GPIO
PC4	M2	GPIO	PA8	M3	GPIO
PA10	M4	GPIO	PA13	M5	GPIO (5V)
PA14	M6	GPIO	RESETn	М7	Reset input, active low. To apply an ex- ternal reset source to this pin, it is re- quired to only drive this pin low during reset, and let the internal pull-up ensure that reset is released.
AVDD	M9 M10 N11	Analog power supply.	PD3	M12	GPIO
PD6	M13	GPIO	PB8	N1	GPIO
PC5	N2	GPIO	PA9	N3	GPIO
PA11	N4	GPIO	PA12	N5	GPIO (5V)
PB11	N6	GPIO	PB12	N7	GPIO
PB13	N9	GPIO	PB14	N10	GPIO
PD2	N12	GPIO (5V)	PD5	N13	GPIO

Note:

1. GPIO with 5V tolerance are indicated by (5V).

2. The pins PD13, PD14, and PD15 will not be 5V tolerant on all future devices. In order to preserve upgrade options with full hardware compatibility, do not use these pins with 5V domains.

### 5.6 EFM32GG11B4xx in BGA112 Device Pinout

Pin A1 index	1	2	3	4	5	6	7	8	9	10	11
A	PELS	PE14	PELZ	(PE9)	2010	(PFT)	PF5	PFIZ	(PEA)	PF10	pF1
В	PALS	PEL3	PEL	PE8	6017	PF8	(PF6)	BUS	PE5	VREGI	REGD
C	(LAG)	PAO	PEIO	6013	6013	PF9	455	PF2	PEO	6C10	6C1-)
D	(PA3)	PAZ	<b>PB1</b> <sup>5</sup>	N55	TONDI	(PD9)	101000	PFI	PET	PC8	( <sup>6</sup> )9
E	PAG	PAS	PAA	<i>680</i>				PEO	PEO	PEL	PE3
F	PBI	(PB2)	PB3	(PBA)				pupp	15S	PE2	DECOUPLE
G	PB5	(PB6)	155	101002				TONDO	155	<i>(0)</i>	(PC1)
Н	(PC)	PC2	6014	(TA9)	849	(155)	TONODO	(P08)	P05	<i>609</i>	( <i>TO</i> 9)
J	PCJ	PC3	015	PAIZ	PA9	PLAG	PB9	6810	605	(PD3)	(A09)
К	PB1	PCA	E149	(155)	eA1	RESETIN	155	AVOD	AVOD	155	(09)
L	P88	PC5	PALA	10000	6811	0813	155	6813	<b>PB14</b>	AVOD	<i>(00</i> 9

## Figure 5.6. EFM32GG11B4xx in BGA112 Device Pinout


The following table provides package pin connections and general descriptions of pin functionality. For detailed information on the supported features for each GPIO pin, see 5.20 GPIO Functionality Table or 5.21 Alternate Functionality Overview.

Table 5.6. EFM32GG11B4xx in BGA112 Device Pinc	ut
--	----

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
PE15	A1	GPIO	PE14	A2	GPIO
PE12	A3	GPIO	PE9	A4	GPIO
PD10	A5	GPIO	PF7	A6	GPIO
PF5	A7	GPIO	PF12	A8	GPIO
PE4	A9	GPIO	PF10	A10	GPIO (5V)
PF11	A11	GPIO (5V)	PA15	B1	GPIO
PE13	B2	GPIO	PE11	В3	GPIO

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
PE8	B4	GPIO	PD11	B5	GPIO
PF8	B6	GPIO	PF6	B7	GPIO
PF3	B8	GPIO	PE5	B9	GPIO
PC12	B10	GPIO (5V)	PC13	B11	GPIO (5V)
PA1	C1	GPIO	PA0	C2	GPIO
PE10	C3	GPIO	PD13	C4	GPIO (5V)
PD12	C5	GPIO	PF9	C6	GPIO
VSS	C7 D4 F9 G3 G9 H6 K4 K7 K10 L7	Ground	PF2	C8	GPIO
PE6	C9	GPIO	PC10	C10	GPIO (5V)
PC11	C11	GPIO (5V)	PA3	D1	GPIO
PA2	D2	GPIO	PB15	D3	GPIO (5V)
IOVDD1	D5	Digital IO power supply 1.	PD9	D6	GPIO
IOVDD0	D7 G8 H7 L4	Digital IO power supply 0. PF		D8	GPIO (5V)
PE7	D9	GPIO	PC8	D10	GPIO (5V)
PC9	D11	GPIO (5V)	PA6	E1	GPIO
PA5	E2	GPIO	PA4	E3	GPIO
PB0	E4	GPIO	PF0	E8	GPIO (5V)
PE0	E9	GPIO (5V)	PE1	E10	GPIO (5V)
PE3	E11	GPIO	PB1	F1	GPIO
PB2	F2	GPIO	PB3	F3	GPIO
PB4	F4	GPIO	DVDD	F8	Digital power supply.
PE2	F10	GPIO DECOUPLE F11 regulator. An exter		Decouple output for on-chip voltage regulator. An external decoupling capacitor is required at this pin.	
PB5	G1	GPIO	PB6	G2	GPIO
IOVDD2	G4	Digital IO power supply 2.	PC6	G10	GPIO
PC7	G11	GPIO	PC0	H1	GPIO (5V)
PC2	H2	GPIO (5V)	PD14	H3	GPIO (5V)
PA7	H4	GPIO	PA8	H5	GPIO
PD8	H8	GPIO	PD5	H9	GPIO
PD6	H10	GPIO	PD7	H11	GPIO

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
PF2	78	GPIO	VBUS	79	USB VBUS signal and auxiliary input to 5 V regulator.
PF12	80	GPIO	PF5	81	GPIO
PF6	84	GPIO	PF7	85	GPIO
PF8	86	GPIO	PF9	87	GPIO
PD9	88	GPIO	PD10	89	GPIO
PD11	90	GPIO	PD12	91	GPIO
PE8	92	GPIO	PE9	93	GPIO
PE10	94	GPIO	PE11	95	GPIO
PE12	96	GPIO	PE13	97	GPIO
PE14	98	GPIO	PE15	99	GPIO
PA15	100	GPIO			
Note: 1. GPIO with 5V tolerance are indicated by (5V).					



## Figure 5.10. EFM32GG11B4xx in QFP100 Device Pinout

The following table provides package pin connections and general descriptions of pin functionality. For detailed information on the supported features for each GPIO pin, see 5.20 GPIO Functionality Table or 5.21 Alternate Functionality Overview.

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
PA0	1	GPIO	PA1	2	GPIO
PA2	3	GPIO	PA3	4	GPIO
PA4	5	GPIO	PA5	6	GPIO
PA6	7	GPIO	IOVDD0	8 17 31 44 82	Digital IO power supply 0.
PB0	9	GPIO	PB1	10	GPIO


Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description	
PB2	11	GPIO	PB3	12	GPIO	
PB4	13	GPIO	PB5	14	GPIO	
PB6	15	GPIO	GPIO VSS 83 67 67 67 67 67 67 67 67 67 67		Ground	
PC0	18	GPIO (5V)	PC1	19	GPIO (5V)	
PC2	20	GPIO (5V)	PC3	21	GPIO (5V)	
PC4	22	GPIO	PC5	23	GPIO	
PB7	24	GPIO	PB8	25	GPIO	
PA7	26	GPIO	PA8	27	GPIO	
PA9	28	GPIO	PA10	29	GPIO	
PA11	30	GPIO	PA12	33	GPIO (5V)	
PA13	34	GPIO (5V)	PA14	35	GPIO	
RESETn	36	Reset input, active low. To apply an ex- ernal reset source to this pin, it is re- quired to only drive this pin low during reset, and let the internal pull-up ensure hat reset is released.		GPIO (5V)		
PB10	38	GPIO (5V)	PB11	39	GPIO	
PB12	40	GPIO AVDD 41 Analog p		Analog power supply.		
PB13	42	GPIO	PB14	43	GPIO	
PD0	46	GPIO (5V)	PD1	47	GPIO	
PD2	48	GPIO (5V)	PD3	49	GPIO	
PD4	50	GPIO	PD5	51	GPIO	
PD6	52	GPIO	PD7	53	GPIO	
PD8	54	GPIO	PC6	55	GPIO	
PC7	56	GPIO	DVDD	57	Digital power supply.	
DECOUPLE	59	Decouple output for on-chip voltage regulator. An external decoupling ca- pacitor is required at this pin.	PE0	60	GPIO (5V)	
PE1	61	GPIO (5V)	PE2	62	GPIO	
PE3	63	GPIO	PE4	64	GPIO	
PE5	65	GPIO	PE6	66	GPIO	
PE7	67	GPIO	PC8	68	GPIO (5V)	
PC9	69	GPIO (5V)	PC10	70	GPIO (5V)	
PC11	71	GPIO (5V)	VREGI	72	Input to 5 V regulator.	
VREGO	73	Decoupling for 5 V regulator and regu- lator output. Power for USB PHY in PF10 74 GPIO (5V) USB-enabled OPNs		GPIO (5V)		
PF11	75	GPIO (5V)	PF0	76	GPIO (5V)	

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description	
PB2	11	GPIO	PB3	12	GPIO	
PB4	13	GPIO	PB5	14	GPIO	
PB6	15	GPIO	PIO VSS 16 32 58 83		Ground	
PC0	18	GPIO (5V)	PC1	19	GPIO (5V)	
PC2	20	GPIO (5V)	PC3	21	GPIO (5V)	
PC4	22	GPIO	PC5	23	GPIO	
PB7	24	GPIO	PB8	25	GPIO	
PA7	26	GPIO	PA8	27	GPIO	
PA9	28	GPIO	PA10	29	GPIO	
PA11	30	GPIO	PA12	33	GPIO (5V)	
PA13	34	GPIO (5V)	PA14	35	GPIO	
RESETn	36	Reset input, active low. To apply an ex- ternal reset source to this pin, it is re- quired to only drive this pin low during reset, and let the internal pull-up ensure that reset is released.	PB9	37	GPIO (5V)	
PB10	38	GPIO (5V)	PB11	39	GPIO	
PB12	40	GPIO	AVDD	41 45	Analog power supply.	
PB13	42	GPIO	PB14	43	GPIO	
PD0	46	GPIO (5V)	PD1	47	GPIO	
PD2	48	GPIO (5V)	PD3	49	GPIO	
PD4	50	GPIO	PD5	51	GPIO	
PD6	52	GPIO	PD7	53	GPIO	
PD8	54	GPIO	PC6	55	GPIO	
PC7	56	GPIO	DVDD	57	Digital power supply.	
DECOUPLE	59	Decouple output for on-chip voltage regulator. An external decoupling capacitor is required at this pin.	PE0	60	GPIO (5V)	
PE1	61	GPIO (5V)			GPIO	
PE3	63	GPIO	PE4	64	GPIO	
PE5	65	GPIO	PE6	66	GPIO	
PE7	67	GPIO	PC8	68	GPIO (5V)	
PC9	69	GPIO (5V)	PC10	70	GPIO (5V)	
PC11	71	GPIO (5V)	PC12	72	GPIO (5V)	
PC13	73	GPIO (5V)	PC14	74	GPIO (5V)	
PC15	75	GPIO (5V)	PF0	76	GPIO (5V)	
PF1	77	GPIO (5V)	PF2	78	GPIO	

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
PF3	79	GPIO	PF4	80	GPIO
PF5	81	GPIO	PF6	84	GPIO
PF7	85	GPIO	PF8	86	GPIO
PF9	87	GPIO	PD9	88	GPIO
PD10	89	GPIO	PD11	90	GPIO
PD12	91	GPIO	PE8	92	GPIO
PE9	93	GPIO	PE10	94	GPIO
PE11	95	GPIO	PE12	96	GPIO
PE13	97	GPIO	PE14	98	GPIO
PE15	99	GPIO	PA15	100	GPIO
Note:					

#### Note:

1. GPIO with 5V tolerance are indicated by (5V).



## Figure 5.18. EFM32GG11B4xx in QFN64 Device Pinout

The following table provides package pin connections and general descriptions of pin functionality. For detailed information on the supported features for each GPIO pin, see 5.20 GPIO Functionality Table or 5.21 Alternate Functionality Overview.

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
VSS	0	Ground	PA0	1	GPIO
PA1	2	GPIO	PA2	3	GPIO
PA3	4	GPIO	PA4	5	GPIO
PA5	6	GPIO	PA6	7	GPIO
IOVDD0	8 26 55	Digital IO power supply 0.	PB3	9	GPIO
PB4	10	GPIO	PB5	11	GPIO

GPIO Name		Pin Alteri	Pin Alternate Functionality / Description					
	Analog	EBI	Timers	Communication	Other			
PB13	BUSAY BUSBX HFXTAL_P		TIM6_CC0 #5 WTIM1_CC0 #0 PCNT2_S0IN #2	US0_CLK #4 US1_CTS #5 US5_CS #0 LEU0_TX #1	CMU_CLKI0 #3 PRS_CH7 #0			
PB14	BUSBY BUSAX HFXTAL_N		TIM6_CC1 #5 WTIM1_CC1 #0 PCNT2_S1IN #2	US0_CS #4 US1_RTS #5 US5_CTS #0 LEU0_RX #1	PRS_CH6 #1			
PD1	VDAC0_OUT1ALT / OPA1_OUTALT #4 BUSADC0Y BU- SADC0X OPA3_OUT	EBI_A05 #1 EBI_A14 #3	TIM4_CDTI1 TIM0_CC0 #2 TIM6_CC0 #6 WTIM1_CC3 #0 PCNT2_S1IN #0	CAN0_TX #2 US1_RX #1	DBG_SWO #2			
PD6	BUSADC0Y BU- SADC0X ADC0_EXTP VDAC0_EXT ADC1_EXTP OPA1_P	EBI_A10 #1 EBI_A19 #3	TIM1_CC0 #4 TIM6_CC2 #7 WTIM0_CDTI2 #4 WTIM1_CC0 #2 LE- TIM0_OUT0 #0 PCNT0_S0IN #3	US0_RTS #5 US1_RX #2 US2_CTS #5 US3_CTS #2 U0_RTS #5 I2C0_SDA #1	CMU_CLK2 #2 LES_ALTEX0 PRS_CH5 #2 ACMP0_O #2 ETM_TD0 #0			

Alternate	LOCA	TION	
Functionality	0 - 3	4 - 7	Description
	0: PF2		Debug-interface Serial Wire viewer Output.
DBG_SWO	1: PC15 2: PD1 3: PD2		Note that this function is not enabled after reset, and must be enabled by software to be used.
	0: PF5		Debug-interface JTAG Test Data In.
DBG_TDI			Note that this function becomes available after the first valid JTAG command is received, and has a built-in pull up when JTAG is active.
	0: PF2		Debug-interface JTAG Test Data Out.
DBG_TDO			Note that this function becomes available after the first valid JTAG command is received.
EBI_A00	0: PA12 1: PB9 2: PE0 3: PC5		External Bus Interface (EBI) address output pin 00.
EBI_A01	0: PA13 1: PB10 2: PE1 3: PA7		External Bus Interface (EBI) address output pin 01.
EBI_A02	0: PA14 1: PB11 2: PI0 3: PA8		External Bus Interface (EBI) address output pin 02.
EBI_A03	0: PB9 1: PB12 2: PI1 3: PA9		External Bus Interface (EBI) address output pin 03.
EBI_A04	0: PB10 1: PD0 2: PI2 3: PA10		External Bus Interface (EBI) address output pin 04.
EBI_A05	0: PC6 1: PD1 2: PI3 3: PA11		External Bus Interface (EBI) address output pin 05.
EBI_A06	0: PC7 1: PD2 2: PI4 3: PA12		External Bus Interface (EBI) address output pin 06.
EBI_A07	0: PE0 1: PD3 2: PI5 3: PA13		External Bus Interface (EBI) address output pin 07.
EBI_A08	0: PE1 1: PD4 2: PC8 3: PA14		External Bus Interface (EBI) address output pin 08.
EBI_A09	0: PE2 1: PD5 2: PC9 3: PB9		External Bus Interface (EBI) address output pin 09.

Alternate	LOCA	ATION	
Functionality	0 - 3	4 - 7	Description
US1_CTS	0: PB9 1: PD4 2: PF3 3: PC6	4: PC12 5: PB13 6: PH2	USART1 Clear To Send hardware flow control input.
US1_RTS	0: PB10 1: PD5 2: PF4 3: PC7	4: PC13 5: PB14 6: PH3	USART1 Request To Send hardware flow control output.
US1_RX	0: PC1 1: PD1 2: PD6 3: PF7	4: PC2 5: PA0 6: PA2	USART1 Asynchronous Receive. USART1 Synchronous mode Master Input / Slave Output (MISO).
US1_TX	0: PC0 1: PD0 2: PD7 3: PF6	4: PC1 5: PF2 6: PA14	USART1 Asynchronous Transmit. Also used as receive input in half duplex communica- tion. USART1 Synchronous mode Master Output / Slave Input (MOSI).
US2_CLK	0: PC4 1: PB5 2: PA9 3: PA15	4: PF8 5: PF2	USART2 clock input / output.
US2_CS	0: PC5 1: PB6 2: PA10 3: PB11	4: PF9 5: PF5	USART2 chip select input / output.
US2_CTS	0: PC1 1: PB12 2: PA11 3: PB10	4: PC12 5: PD6	USART2 Clear To Send hardware flow control input.
US2_RTS	0: PC0 1: PB15 2: PA12 3: PC14	4: PC13 5: PD8	USART2 Request To Send hardware flow control output.
US2_RX	0: PC3 1: PB4 2: PA8 3: PA14	4: PF7 5: PF1	USART2 Asynchronous Receive. USART2 Synchronous mode Master Input / Slave Output (MISO).
US2_TX	0: PC2 1: PB3 2: PA7 3: PA13	4: PF6 5: PF0	USART2 Asynchronous Transmit. Also used as receive input in half duplex communica- tion. USART2 Synchronous mode Master Output / Slave Input (MOSI).
US3_CLK	0: PA2 1: PD7 2: PD4 3: PG8	4: PG2 5: PI14	USART3 clock input / output.
US3_CS	0: PA3 1: PE4 2: PC14 3: PC0	4: PG3 5: PI15	USART3 chip select input / output.
US3_CTS	0: PA4 1: PE5 2: PD6 3: PG10	4: PG4 5: PG9	USART3 Clear To Send hardware flow control input.

#### 6.2 BGA192 PCB Land Pattern




Figure 6.2. BGA192 PCB Land Pattern Drawing

# 9. BGA112 Package Specifications

## 9.1 BGA112 Package Dimensions




Figure 9.1. BGA112 Package Drawing

SIDE VIEW