

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

## Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

## Details

E·XFI

Details	
Product Status	Obsolete
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	72MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, IrDA, LINbus, MMC/SD/SDIO, QSPI, SmartCard, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, LCD, POR, PWM, WDT
Number of I/O	121
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.8V
Data Converters	A/D 16x12b SAR; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	152-VFBGA
Supplier Device Package	152-BGA (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm32gg11b840f1024gl152-a

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### 3.2 Power

The EFM32GG11 has an Energy Management Unit (EMU) and efficient integrated regulators to generate internal supply voltages. Only a single external supply voltage is required, from which all internal voltages are created. A 5 V regulator is available on some OPNs, allowing the device to be powered directly from 5 V power sources, such as USB. An optional integrated DC-DC buck regulator can be utilized to further reduce the current consumption. The DC-DC regulator requires one external inductor and one external capacitor.

The EFM32GG11 device family includes support for internal supply voltage scaling, as well as two different power domain groups for peripherals. These enhancements allow for further supply current reductions and lower overall power consumption.

AVDD and VREGVDD need to be 1.8 V or higher for the MCU to operate across all conditions; however the rest of the system will operate down to 1.62 V, including the digital supply and I/O. This means that the device is fully compatible with 1.8 V components. Running from a sufficiently high supply, the device can use the DC-DC to regulate voltage not only for itself, but also for other PCB components, supplying up to a total of 200 mA.

### 3.2.1 Energy Management Unit (EMU)

The Energy Management Unit manages transitions of energy modes in the device. Each energy mode defines which peripherals and features are available and the amount of current the device consumes. The EMU can also be used to turn off the power to unused RAM blocks, and it contains control registers for the DC-DC regulator and the Voltage Monitor (VMON). The VMON is used to monitor multiple supply voltages. It has multiple channels which can be programmed individually by the user to determine if a sensed supply has fallen below a chosen threshold.

### 3.2.2 DC-DC Converter

The DC-DC buck converter covers a wide range of load currents and provides up to 90% efficiency in energy modes EM0, EM1, EM2 and EM3, and can supply up to 200 mA to the device and surrounding PCB components. Protection features include programmable current limiting, short-circuit protection, and dead-time protection. The DC-DC converter may also enter bypass mode when the input voltage is too low for efficient operation. In bypass mode, the DC-DC input supply is internally connected directly to its output through a low resistance switch. Bypass mode also supports in-rush current limiting to prevent input supply voltage droops due to excessive output current transients.

### 3.2.3 5 V Regulator

A 5 V input regulator is available, allowing the device to be powered directly from 5 V power sources such as the USB VBUS line. The regulator is available in all energy modes, and outputs 3.3 V to be used to power the USB PHY and other 3.3 V systems. Two inputs to the regulator allow for seamless switching between local and external power sources.

### 3.2.4 EM2 and EM3 Power Domains

The EFM32GG11 has three independent peripheral power domains for use in EM2 and EM3. Two of these domains are dynamic and can be shut down to save energy. Peripherals associated with the two dynamic power domains are listed in Table 3.1 EM2 and EM3 Peripheral Power Subdomains on page 13. If all of the peripherals in a peripheral power domain are unused, the power domain for that group will be powered off in EM2 and EM3, reducing the overall current consumption of the device. Other EM2, EM3, and EM4-capable peripherals and functions not listed in the table below reside on the primary power domain, which is always on in EM2 and EM3.

Peripheral Power Domain 1	Peripheral Power Domain 2
ACMP0	ACMP1
PCNT0	PCNT1
ADC0	PCNT2
LETIMER0	CSEN
LESENSE	VDAC0
APORT	LEUART0
-	LEUART1
-	LETIMER1
-	12C0
-	12C1
-	12C2
-	IDAC
-	ADC1
-	ACMP2
-	ACMP3
-	LCD
-	RTC

### Table 3.1. EM2 and EM3 Peripheral Power Subdomains

## 3.3 General Purpose Input/Output (GPIO)

EFM32GG11 has up to 144 General Purpose Input/Output pins. GPIO are organized on three independent supply rails, allowing for interface to multiple logic levels in the system simultaneously. Each GPIO pin can be individually configured as either an output or input. More advanced configurations including open-drain, open-source, and glitch-filtering can be configured for each individual GPIO pin. The GPIO pins can be overridden by peripheral connections, like SPI communication. Each peripheral connection can be routed to several GPIO pins on the device. The input value of a GPIO pin can be routed through the Peripheral Reflex System to other peripherals. The GPIO subsystem supports asynchronous external pin interrupts.

## 3.4 Clocking

## 3.4.1 Clock Management Unit (CMU)

The Clock Management Unit controls oscillators and clocks in the EFM32GG11. Individual enabling and disabling of clocks to all peripheral modules is performed by the CMU. The CMU also controls enabling and configuration of the oscillators. A high degree of flexibility allows software to optimize energy consumption in any specific application by minimizing power dissipation in unused peripherals and oscillators.

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Current consumption in EM3 mode, with voltage scaling enabled	I <sub>EM3_VS</sub>	Full 512 kB RAM retention and CRYOTIMER running from ULFR- CO	_	3.4	—	μΑ
Current consumption in EM4H mode, with voltage scaling enabled	I <sub>EM4H_VS</sub>	128 byte RAM retention, RTCC running from LFXO	—	0.94	_	μA
		128 byte RAM retention, CRYO- TIMER running from ULFRCO	—	0.56	—	μA
		128 byte RAM retention, no RTCC	_	0.56		μA
Current consumption in EM4S mode	I <sub>EM4S</sub>	No RAM retention, no RTCC	—	0.1	—	μA
Current consumption of pe- ripheral power domain 1, with voltage scaling enabled	IPD1_VS	Additional current consumption in EM2/3 when any peripherals on power domain 1 are enabled <sup>1</sup>	_	0.68	—	μΑ
Current consumption of pe- ripheral power domain 2, with voltage scaling enabled	I <sub>PD2_VS</sub>	Additional current consumption in EM2/3 when any peripherals on power domain 2 are enabled <sup>1</sup>	_	0.28	_	μΑ

## Note:

1. Extra current consumed by power domain. Does not include current associated with the enabled peripherals. See 3.2.4 EM2 and EM3 Power Domains for a list of the peripherals in each power domain.

2. CMU\_LFRCOCTRL\_ENVREF = 1, CMU\_LFRCOCTRL\_VREFUPDATE = 1

# 4.1.11 Flash Memory Characteristics<sup>5</sup>

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Flash erase cycles before failure	EC <sub>FLASH</sub>		10000	_	_	cycles
Flash data retention	RET <sub>FLASH</sub>	T ≤ 85 °C	10	—	_	years
		T ≤ 125 °C	10	_	_	years
Word (32-bit) programming time	tw_prog	Burst write, 128 words, average time per word	20	26.2	32	μs
		Single word	59	68.7	83	μs
Page erase time <sup>4</sup>	t <sub>PERASE</sub>		20	26.8	35	ms
Mass erase time <sup>1</sup>	t <sub>MERASE</sub>		20	26.9	35	ms
Device erase time <sup>2 3</sup>	t <sub>DERASE</sub>	T ≤ 85 °C	—	80.7	95	ms
		T ≤ 125 °C	_	80.7	100	ms
Erase current <sup>6</sup>	I <sub>ERASE</sub>	Page Erase		_	1.7	mA
		Mass or Device Erase		_	2.1	mA
Write current <sup>6</sup>	I <sub>WRITE</sub>		—	_	3.9	mA
Supply voltage during flash erase and write	V <sub>FLASH</sub>		1.62	_	3.6	V

## Table 4.19. Flash Memory Characteristics<sup>5</sup>

# Note:

- 1. Mass erase is issued by the CPU and erases all flash.
- 2. Device erase is issued over the AAP interface and erases all flash, SRAM, the Lock Bit (LB) page, and the User data page Lock Word (ULW).
- 3. From setting the DEVICEERASE bit in AAP\_CMD to 1 until the ERASEBUSY bit in AAP\_STATUS is cleared to 0. Internal setup and hold times for flash control signals are included.
- 4. From setting the ERASEPAGE bit in MSC\_WRITECMD to 1 until the BUSY bit in MSC\_STATUS is cleared to 0. Internal setup and hold times for flash control signals are included.
- 5. Flash data retention information is published in the Quarterly Quality and Reliability Report.

6. Measured at 25 °C.

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Supply current, continuous conversions, WARMUP- MODE=KEEPCSENWARM	ICSEN_ACTIVE	SAR or Delta Modulation conver- sions of 33 pF capacitor, CS0CG=0 (Gain = 10x), always on	_	90.5	_	μA
HFPERCLK supply current	ICSEN_HFPERCLK	Current contribution from HFPERCLK when clock to CSEN block is enabled.		2.25	_	µA/MHz

# Note:

 Current is specified with a total external capacitance of 33 pF per channel. Average current is dependent on how long the module is actively sampling channels within the scan period, and scales with the number of samples acquired. Supply current for a specific application can be estimated by multiplying the current per sample by the total number of samples per period (total\_current = single\_sample\_current \* (number\_of\_channels \* accumulation)).

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Open-loop gain	G <sub>OL</sub>	DRIVESTRENGTH = 3	_	135	_	dB
		DRIVESTRENGTH = 2	—	137	_	dB
		DRIVESTRENGTH = 1	_	121	_	dB
		DRIVESTRENGTH = 0	—	109	_	dB
Loop unit-gain frequency <sup>7</sup>	UGF	DRIVESTRENGTH = 3, Buffer connection	_	3.38	_	MHz
		DRIVESTRENGTH = 2, Buffer connection	_	0.9	_	MHz
		DRIVESTRENGTH = 1, Buffer connection	_	132	_	kHz
		DRIVESTRENGTH = 0, Buffer connection	_	34		kHz
		DRIVESTRENGTH = 3, 3x Gain connection	_	2.57	_	MHz
		DRIVESTRENGTH = 2, 3x Gain connection	_	0.71	_	MHz
		DRIVESTRENGTH = 1, 3x Gain connection	_	113	_	kHz
		DRIVESTRENGTH = 0, 3x Gain connection	_	28	_	kHz
Phase margin	PM	DRIVESTRENGTH = 3, Buffer connection		67	_	0
		DRIVESTRENGTH = 2, Buffer connection	_	69	_	0
		DRIVESTRENGTH = 1, Buffer connection	_	63	_	0
		DRIVESTRENGTH = 0, Buffer connection	_	68	_	0
Output voltage noise	N <sub>OUT</sub>	DRIVESTRENGTH = 3, Buffer connection, 10 Hz - 10 MHz	_	146	_	µVrms
		DRIVESTRENGTH = 2, Buffer connection, 10 Hz - 10 MHz	_	163	_	µVrms
		DRIVESTRENGTH = 1, Buffer connection, 10 Hz - 1 MHz	_	170	_	μVrms
		DRIVESTRENGTH = 0, Buffer connection, 10 Hz - 1 MHz	_	176	_	µVrms
		DRIVESTRENGTH = 3, 3x Gain connection, 10 Hz - 10 MHz	_	313	_	μVrms
		DRIVESTRENGTH = 2, 3x Gain connection, 10 Hz - 10 MHz	_	271	_	µVrms
		DRIVESTRENGTH = 1, 3x Gain connection, 10 Hz - 1 MHz	_	247	_	μVrms
		DRIVESTRENGTH = 0, 3x Gain connection, 10 Hz - 1 MHz	-	245	-	μVrms

# 4.1.23 I2C

# 4.1.23.1 I2C Standard-mode (Sm)<sup>1</sup>

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
SCL clock frequency <sup>2</sup>	f <sub>SCL</sub>		0	_	100	kHz
SCL clock low time	t <sub>LOW</sub>		4.7	_	_	μs
SCL clock high time	t <sub>HIGH</sub>		4	_	_	μs
SDA set-up time	t <sub>SU_DAT</sub>		250	_	_	ns
SDA hold time <sup>3</sup>	t <sub>HD_DAT</sub>		100	_	3450	ns
Repeated START condition set-up time	t <sub>SU_STA</sub>		4.7	_	_	μs
(Repeated) START condition hold time	t <sub>HD_STA</sub>		4	_		μs
STOP condition set-up time	t <sub>SU_STO</sub>		4	_		μs
Bus free time between a STOP and START condition	t <sub>BUF</sub>		4.7	_	_	μs

# Table 4.31. I2C Standard-mode (Sm)<sup>1</sup>

## Note:

1. For CLHR set to 0 in the I2Cn\_CTRL register.

2. For the minimum HFPERCLK frequency required in Standard-mode, refer to the I2C chapter in the reference manual.

3. The maximum SDA hold time (t<sub>HD DAT</sub>) needs to be met only when the device does not stretch the low time of SCL (t<sub>LOW</sub>).

# 4.1.23.2 I2C Fast-mode (Fm)<sup>1</sup>

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
SCL clock frequency <sup>2</sup>	f <sub>SCL</sub>		0	_	400	kHz
SCL clock low time	t <sub>LOW</sub>		1.3	_	_	μs
SCL clock high time	t <sub>HIGH</sub>		0.6	_	_	μs
SDA set-up time	t <sub>SU_DAT</sub>		100	_	_	ns
SDA hold time <sup>3</sup>	t <sub>HD_DAT</sub>		100	_	900	ns
Repeated START condition set-up time	t <sub>SU_STA</sub>		0.6	_	_	μs
(Repeated) START condition hold time	t <sub>HD_STA</sub>		0.6	_	_	μs
STOP condition set-up time	t <sub>SU_STO</sub>		0.6	_		μs
Bus free time between a STOP and START condition	t <sub>BUF</sub>		1.3	—	_	μs

# Table 4.32. I2C Fast-mode (Fm)<sup>1</sup>

Note:

1. For CLHR set to 1 in the I2Cn\_CTRL register.

2. For the minimum HFPERCLK frequency required in Fast-mode, refer to the I2C chapter in the reference manual.

3. The maximum SDA hold time (t<sub>HD,DAT</sub>) needs to be met only when the device does not stretch the low time of SCL (t<sub>LOW</sub>).

## EBI Address Latch Enable Output Timing

Timing applies to multiplexed addressing modes D8A24ALE and D16A16ALE for both polarities. All numbers are based on route locations 0,1,2 only (with all EBI alternate functions using the same location at the same time). Timing is specified at 10% and 90% of IOVDD, 25 pF external loading, and slew rate for all GPIO set to 6.

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Output hold time, from trail- ing EBI_ALE edge to EBI_AD invalid <sup>1 2</sup>	t <sub>OH_ALEn</sub>	IOVDD ≥ 1.62 V	-22 + (ADDR- HOLD * <sup>t</sup> HFCOR- ECLK)	_	_	ns
		IOVDD ≥ 3.0 V	-11 + (ADDR- HOLD * <sup>t</sup> HFCOR- ECLK)	_	_	ns
Output setup time, from	t <sub>OSU_ALEn</sub>	IOVDD ≥ 1.62 V	-12	—	—	ns
EBI_AD valid to leading EBI_ALE edge		IOVDD ≥ 3.0 V	-9	—	_	ns
EBI_ALEn pulse width <sup>1</sup>	se width <sup>1</sup> t <sub>WIDTH_ALEn</sub>	IOVDD ≥ 1.62 V	-4 + ((ADDR- SETUP + 1) * t{ <sub>}HFCOR-</sub> ECLK{})	_	_	ns
		IOVDD ≥ 3.0 V	-3 + ((ADDR- SETUP + 1) * t{ <sub>}HFCOR-</sub> ECLK{})	_	_	ns

## Table 4.37. EBI Address Latch Enable Output Timing

## Note:

1. The figure shows the timing for the case that the half strobe length functionality is not used, i.e. HALFALE=0. The trailing edge of EBI\_ALEn can be moved to the left by setting HALFALE=1. This decreases the length of t<sub>WIDTH\_ALEn</sub> and increases the length of t<sub>OSU\_ALEn</sub> by t<sub>HFCORECLK</sub> - 1/2 \* t<sub>HFCLKNODIV</sub>.

2. The figure shows a write operation. For a multiplexed read operation the address hold time is controlled via the RDSETUP state instead of via the ADDRHOLD state.

## 4.2 Typical Performance Curves

Typical performance curves indicate typical characterized performance under the stated conditions.

Pin Name	Pin(s)	Description	Description							
Note:										
1. GPIO with	5V tolera	nce are indicated by (5V).								
	<ol> <li>2. The pins PD13, PD14, and PD15 will not be 5V tolerant on all future devices. In order to preserve upgrade options with full hard- ware compatibility, do not use these pins with 5V domains.</li> </ol>									

## 5.7 EFM32GG11B3xx in BGA112 Device Pinout

Pin A1 index	1	2	3	4	5	6	7	8	9	10	11
А	The second secon	PELA	PE12	PE9	6010	(PFT)	(PF5)	(PFA)	PEA	ecr4	6C15
B C	21Ag	PE13 PAO	PE11 PE10	PE8 PD13	6013 6013	PF8 PF9	pr6	PF3 PF2	PES PEO	6C13	6C13
D	(PA3)	(PA2)	<b>PB1</b> <sup>5</sup>	155	LOVODI	<i>60d</i>	101000	PFI	PET	( <sup>8</sup> )9	(P29)
E	PAG	PAS	PAA	<i>PB0</i>				PFO	PEO	PEL	PE3
F	PBI	P82	PB3	<b>PB</b> <sup>4</sup>				pupp	(15 <sup>5</sup> )	PE2	DECOUPLE
G	PB5	(PB6)	N55	100002				101000	(15 <sup>5</sup> )	<i>6</i> 09	(PC1)
Н	(PC)	PC2	6014	(TA9)	849	155	TONDO	(PD8)	P05	609	(Tag
J	PCJ	(PC3)	013	PAIZ	(PA9)	PALO	<b>68</b> ∂	<b>PB10</b>	605	(PD3)	(ADG)
К	PBT	PCA	PA13	155	PA14	RESET	<b>N</b> 55	ANDO	AVDO	155	10g
L	<b>688</b>	P <sup>(5)</sup>	PALA	10000	PBLI	6812	(155)	6813	<b>PB14</b>	AVOD	600

## Figure 5.7. EFM32GG11B3xx in BGA112 Device Pinout

The following table provides package pin connections and general descriptions of pin functionality. For detailed information on the supported features for each GPIO pin, see 5.20 GPIO Functionality Table or 5.21 Alternate Functionality Overview.


Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
PE15	A1	GPIO	PE14	A2	GPIO
PE12	A3	GPIO	PE9	A4	GPIO
PD10	A5	GPIO	PF7	A6	GPIO
PF5	A7	GPIO	PF4	A8	GPIO
PE4	A9	GPIO	PC14	A10	GPIO (5V)
PC15	A11	GPIO (5V)	PA15	B1	GPIO
PE13	B2	GPIO	PE11	В3	GPIO

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
PC4	13	GPIO	PC5	14	GPIO
PB7	15	GPIO	PB8	16	GPIO
PA8	17	GPIO	PA9	18	GPIO
PA10	19	GPIO	RESETn	20	Reset input, active low. To apply an ex- ternal reset source to this pin, it is re- quired to only drive this pin low during reset, and let the internal pull-up ensure that reset is released.
PB11	21	GPIO	AVDD	23 27	Analog power supply.
PB13	24	GPIO	PB14	25	GPIO
PD0	28	GPIO (5V)	PD1	29	GPIO
PD2	30	GPIO (5V)	PD3	31	GPIO
PD4	32	GPIO	PD5	33	GPIO
PD6	34	GPIO	PD7	35	GPIO
PD8	36	GPIO	PC6	37	GPIO
PC7	38	GPIO	DVDD	39	Digital power supply.
DECOUPLE	40	Decouple output for on-chip voltage regulator. An external decoupling capacitor is required at this pin.	PC8	41	GPIO (5V)
PC9	42	GPIO (5V)	PC10	43	GPIO (5V)
PC11	44	GPIO (5V)	PC12	45	GPIO (5V)
PC13	46	GPIO (5V)	PC14	47	GPIO (5V)
PC15	48	GPIO (5V)	PF0	49	GPIO (5V)
PF1	50	GPIO (5V)	PF2	51	GPIO
PF3	52	GPIO	PF4	53	GPIO
PF5	54	GPIO	PE8	57	GPIO
PE9	58	GPIO	PE10	59	GPIO
PE11	60	GPIO	PE12	61	GPIO
PE13	62	GPIO	PE14	63	GPIO
PE15	64	GPIO			

1. GPIO with 5V tolerance are indicated by (5V).

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description					
PB6	12	GPIO	PC4	13	GPIO					
PC5	14	GPIO	PB7	15	GPIO					
PB8	16	GPIO	PA8	17	GPIO					
PA12	18	GPIO (5V)	PA13	19	GPIO (5V)					
PA14	20	GPIO	RESETn	21	Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensur that reset is released.					
PB11	22	GPIO	PB12	23	GPIO					
AVDD	24	Analog power supply.	PB13	25	GPIO					
PB14	26	GPIO	PD0	28	GPIO (5V)					
PD1	29	GPIO	PD2	30	GPIO (5V)					
PD3	31	GPIO	PD4	32	GPIO					
PD5	33	GPIO	PD6	34	GPIO					
PD7	35	GPIO	PD8	36	GPIO					
PC7	37	GPIO	VREGVSS	38	Voltage regulator VSS					
VREGSW	39	DCDC regulator switching node	VREGVDD	40	Voltage regulator VDD input					
DVDD	41	Digital power supply.	DECOUPLE	42	Decouple output for on-chip voltage regulator. An external decoupling capacitor is required at this pin.					
PE4	43	GPIO	PE5	44	GPIO					
PE6	45	GPIO	PE7	46	GPIO					
PC12	47	GPIO (5V)	PC13	48	GPIO (5V)					
PF0	49	GPIO (5V)	PF1	50	GPIO (5V)					
PF2	51	GPIO	PF3	52	GPIO					
PF4	53	GPIO	PF5	54	GPIO					
PE8	56	GPIO	PE9	57	GPIO					
PE10	58	GPIO	PE11	59	GPIO					
PE12	60	GPIO	PE13	61	GPIO					
PE14	62	GPIO	PE15	63	GPIO					
PA15	64	GPIO	1							

1. GPIO with 5V tolerance are indicated by (5V).



## Figure 5.19. EFM32GG11B1xx in QFN64 Device Pinout

The following table provides package pin connections and general descriptions of pin functionality. For detailed information on the supported features for each GPIO pin, see 5.20 GPIO Functionality Table or 5.21 Alternate Functionality Overview.

Table 5.19. EFM32GG11B1xx in QFN64 Device Pinout	Table 5.19.	EFM32GG11B1xx in QFN64 Device Pinout
--	-------------	--------------------------------------

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
VSS	0	Ground	PA0	1	GPIO
PA1	2	GPIO	PA2	3	GPIO
PA3	4	GPIO	PA4	5	GPIO
PA5	6	GPIO	PA6	7	GPIO
IOVDD0	8 26 55	Digital IO power supply 0.	PC0	9	GPIO (5V)
PC1	10	GPIO (5V)	PC2	11	GPIO (5V)

Alternate	LOCA	TION					
Functionality	0 - 3	4 - 7	Description				
	0: PF2		Debug-interface Serial Wire viewer Output.				
DBG_SWO	1: PC15 2: PD1 3: PD2		Note that this function is not enabled after reset, and must be enabled by software to be used.				
	0: PF5		Debug-interface JTAG Test Data In.				
DBG_TDI			Note that this function becomes available after the first valid JTAG command is received, and has a built-in pull up when JTAG is active.				
	0: PF2		Debug-interface JTAG Test Data Out.				
DBG_TDO			Note that this function becomes available after the first valid JTAG command is received.				
EBI_A00	0: PA12 1: PB9 2: PE0 3: PC5		External Bus Interface (EBI) address output pin 00.				
EBI_A01	0: PA13 1: PB10 2: PE1 3: PA7		External Bus Interface (EBI) address output pin 01.				
EBI_A02	0: PA14 1: PB11 2: PI0 3: PA8		External Bus Interface (EBI) address output pin 02.				
EBI_A03	0: PB9 1: PB12 2: PI1 3: PA9		External Bus Interface (EBI) address output pin 03.				
EBI_A04	0: PB10 1: PD0 2: PI2 3: PA10		External Bus Interface (EBI) address output pin 04.				
EBI_A05	0: PC6 1: PD1 2: PI3 3: PA11		External Bus Interface (EBI) address output pin 05.				
EBI_A06	0: PC7 1: PD2 2: PI4 3: PA12		External Bus Interface (EBI) address output pin 06.				
EBI_A07	0: PE0 1: PD3 2: PI5 3: PA13		External Bus Interface (EBI) address output pin 07.				
EBI_A08	0: PE1 1: PD4 2: PC8 3: PA14		External Bus Interface (EBI) address output pin 08.				
EBI_A09	0: PE2 1: PD5 2: PC9 3: PB9		External Bus Interface (EBI) address output pin 09.				

Alternate	LOCA									
Functionality	0 - 3	4 - 7	Description							
PRS_CH7	0: PB13 1: PA7 2: PE7		Peripheral Reflex System PRS, channel 7.							
PRS_CH8	0: PA8 1: PA2 2: PE9		Peripheral Reflex System PRS, channel 8.							
PRS_CH9	0: PA9 1: PA3 2: PB10		Peripheral Reflex System PRS, channel 9.							
PRS_CH10	0: PA10 1: PC2 2: PD4		Peripheral Reflex System PRS, channel 10.							
PRS_CH11	0: PA11 1: PC3 2: PD5		Peripheral Reflex System PRS, channel 11.							
PRS_CH12	0: PA12 1: PB6 2: PD8		Peripheral Reflex System PRS, channel 12.							
PRS_CH13	0: PA13 1: PB9 2: PE14		Peripheral Reflex System PRS, channel 13.							
PRS_CH14	0: PA14 1: PC6 2: PE15		Peripheral Reflex System PRS, channel 14.							
PRS_CH15	0: PA15 1: PC7 2: PF0		Peripheral Reflex System PRS, channel 15.							
PRS_CH16	0: PA4 1: PB12 2: PE4		Peripheral Reflex System PRS, channel 16.							
PRS_CH17	0: PA5 1: PB15 2: PE5		Peripheral Reflex System PRS, channel 17.							
PRS_CH18	0: PB2 1: PC10 2: PC4		Peripheral Reflex System PRS, channel 18.							
PRS_CH19	0: PB3 1: PC11 2: PC5		Peripheral Reflex System PRS, channel 19.							

Alternate	LOC	ATION								
Functionality	0 - 3	4 - 7	Description							
US3_RTS	0: PA5 1: PC1 2: PA14 3: PC15	4: PG5 5: PG11	USART3 Request To Send hardware flow control output.							
US3_RX	0: PA1 1: PE7 2: PB7 3: PG7	4: PG1 5: PI13	USART3 Asynchronous Receive. USART3 Synchronous mode Master Input / Slave Output (MISO).							
US3_TX	0: PA0 1: PE6 2: PB3 3: PG6	4: PG0 5: PI12	USART3 Asynchronous Transmit. Also used as receive input in half duplex communica- tion. USART3 Synchronous mode Master Output / Slave Input (MOSI).							
US4_CLK	0: PC4 1: PD11 2: Pl2 3: Pl8	4: PH6	USART4 clock input / output.							
US4_CS	0: PC5 1: PD12 2: Pl3 3: Pl9	4: PH7	USART4 chip select input / output.							
US4_CTS	0: PA7 1: PD13 2: Pl4 3: Pl10	4: PH8	USART4 Clear To Send hardware flow control input.							
US4_RTS	0: PA8 1: PD14 2: PI5 3: PI11	4: PH9	USART4 Request To Send hardware flow control output.							
US4_RX	0: PB8 1: PD10 2: PI1 3: PI7	4: PH5	USART4 Asynchronous Receive. USART4 Synchronous mode Master Input / Slave Output (MISO).							
US4_TX	0: PB7 1: PD9 2: PI0 3: PI6	4: PH4	USART4 Asynchronous Transmit. Also used as receive input in half duplex communica- tion. USART4 Synchronous mode Master Output / Slave Input (MOSI).							
US5_CLK	0: PB11 1: PD13 2: PF13 3: PH12		USART5 clock input / output.							
US5_CS	0: PB13 1: PD14 2: PF12 3: PH13		USART5 chip select input / output.							
US5_CTS	0: PB14 1: PD15 2: PF11 3: PH14		USART5 Clear To Send hardware flow control input.							
US5_RTS	0: PB12 1: PB15 2: PF10 3: PH15		USART5 Request To Send hardware flow control output.							

## EFM32GG11 Family Data Sheet Pin Definitions

																																	0115
Port	Bus	CH31	CH30	CH29	CH28	CH27	CH26	CH25	CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9	CH8	CH7	CH6	CH5	CH4	СНЗ	CH2	CH1	CH0
OP	A1_	N																															
APORT1Y	BUSAY	PB15		PB13		PB11		PB9				PB5		PB3		PB1		PA15		PA13		PA11		PA9		PA7		PA5		PA3		PA1	
APORT2Y	BUSBY		PB14		PB12		PB10				PB6		PB4		PB2		PB0		PA14		PA12		PA10		PA8		PA6		PA4		PA2		PA0
APORT3Y	BUSCY	PF15		PF13		PF11		PF9		PF7		PF5		PF3		PF1		PE15		PE13		PE11		PE9		PE7		PE5				PE1	
APORT4Y	BUSDY		PF14		PF12		PF10		PF8		PF6		PF4		PF2		PF0		PE14		PE12		PE10		PE8		PE6		PE4				PEO
OP	A1_	P							•						•			•															
APORT1X	BUSAX		PB14		PB12		PB10				PB6		PB4		PB2		PBO		PA14		PA12		PA10		PA8		PA6		PA4		PA2		PA0
APORT2X	BUSBX	PB15		PB13		PB11		PB9				PB5		PB3		PB1		PA15		PA13		PA11		PA9		PA7		PA5		PA3		PA1	
APORT3X	BUSCX		PF14		PF12		PF10		PF8		PF6		PF4		PF2		PF0		PE14		PE12		PE10		PE8		PE6		PE4				PEO
APORT4X	BUSDX	PF15		PF13		PF11		PF9		PF7		PF5		PF3		PF1		PE15		PE13		PE11		PE9		PE7		PE5				PE1	
OP	A2_	N		•									•					•			•			•									
APORT1Y	BUSAY	PB15		PB13		PB11		PB9				PB5		PB3		PB1		PA15		PA13		PA11		PA9		PA7		PA5		PA3		PA1	
APORT2Y	BUSBY		PB14		PB12		PB10				PB6		PB4		PB2		PBO		PA14		PA12		PA10		PA8		9AG		PA4		PA2		PA0
APORT3Y	BUSCY	PF15		PF13		PF11		PF9		PF7		PF5		PF3		PF1		PE15		PE13		PE11		PE9		PE7		PE5				PE1	
APORT4Y	BUSDY		PF14		PF12		PF10		PF8		PF6		PF4		PF2		PF0		PE14		PE12		PE10		PE8		PE6		PE4				PEO

## Table 11.2. TQFP64 PCB Land Pattern Dimensions

Dimension	Min	Max						
C1	11.30	11.40						
C2	11.30	11.40						
E	0.50	BSC						
x	0.20	0.30						
Y	1.40	1.50						

## Note:

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.
- 3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.
- 4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.5. The stencil thickness should be 0.125 mm (5 mils).
- 6. The ratio of stencil aperture to land pad size can be 1:1 for all pads.
- 7. A No-Clean, Type-3 solder paste is recommended.
- 8. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

### 11.3 TQFP64 Package Marking



Figure 11.3. TQFP64 Package Marking

The package marking consists of:

- PPPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code. The first letter is the device revision.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.