

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status | Active |
| Core Processor | ARM® Cortex®-M4 |
| Core Size | 32-Bit Single-Core |
| Speed | 72MHz |
| Connectivity | CANbus, EBI/EMI, Ethernet, I²C, IrDA, LINbus, MMC/SD/SDIO, QSPI, SmartCard, SPI, UART/USART, USB |
| Peripherals | Brown-out Detect/Reset, DMA, LCD, POR, PWM, WDT |
| Number of I/O | 144 |
| Program Memory Size | 1MB (1M x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 512K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.8V |
| Data Converters | A/D 16x12b SAR; D/A 2x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 192-VFBGA |
| Supplier Device Package | 192-BGA (7x7) |
| Purchase URL | https://www.e-xfl.com/product-detail/silicon-labs/efm32gg11b840f1024gl192-b |

• Timers/Counters

- 7× 16-bit Timer/Counter
 - 3 + 4 Compare/Capture/PWM channels (4 + 4 on one timer instance)
 - Dead-Time Insertion on several timer instances
- 4× 32-bit Timer/Counter
- 32-bit Real Time Counter and Calendar (RTCC)
- 24-bit Real Time Counter (RTC)
- 32-bit Ultra Low Energy CRYOTIMER for periodic wakeup from any Energy Mode
- 2× 16-bit Low Energy Timer for waveform generation
- 3× 16-bit Pulse Counter with asynchronous operation
- 2× Watchdog Timer with dedicated RC oscillator

• Low Energy Sensor Interface (LESENSE)

- Autonomous sensor monitoring in Deep Sleep Mode
- Wide range of sensors supported, including LC sensors and capacitive buttons
- Up to 16 inputs

• Ultra efficient Power-on Reset and Brown-Out Detector**• Debug Interface**

- 2-pin Serial Wire Debug interface
- 1-pin Serial Wire Viewer
- 4-pin JTAG interface
- Embedded Trace Macrocell (ETM)

• Pre-Programmed USB/UART Bootloader**• Wide Operating Range**

- 1.8 V to 3.8 V single power supply
- Integrated DC-DC, down to 1.8 V output with up to 200 mA load current for system
- Standard (-40 °C to 85 °C T_{AMB}) and Extended (-40 °C to 125 °C T_J) temperature grades available

• Packages

- QFN64 (9x9 mm)
- TQFP64 (10x10 mm)
- TQFP100 (14x14 mm)
- BGA112 (10x10 mm)
- BGA120 (7x7 mm)
- BGA152 (8x8 mm)
- BGA192 (7x7mm)

3.12 Configuration Summary

The features of the EFM32GG11 are a subset of the feature set described in the device reference manual. The table below describes device specific implementation of the features. Remaining modules support full configuration.

Table 3.2. Configuration Summary

| Module | Configuration | Pin Connections |
|---------------|-----------------------------|---------------------------------|
| USART0 | IrDA, SmartCard | US0_TX, US0_RX, US0_CLK, US0_CS |
| USART1 | I ² S, SmartCard | US1_TX, US1_RX, US1_CLK, US1_CS |
| USART2 | IrDA, SmartCard, High-Speed | US2_TX, US2_RX, US2_CLK, US2_CS |
| USART3 | I ² S, SmartCard | US3_TX, US3_RX, US3_CLK, US3_CS |
| USART4 | I ² S, SmartCard | US4_TX, US4_RX, US4_CLK, US4_CS |
| USART5 | SmartCard | US5_TX, US5_RX, US5_CLK, US5_CS |
| TIMER0 | with DTI | TIM0_CC[2:0], TIM0_CDTI[2:0] |
| TIMER1 | - | TIM1_CC[3:0] |
| TIMER2 | with DTI | TIM2_CC[2:0], TIM2_CDTI[2:0] |
| TIMER3 | - | TIM3_CC[2:0] |
| TIMER4 | with DTI | TIM4_CC[2:0], TIM4_CDTI[2:0] |
| TIMER5 | - | TIM5_CC[2:0] |
| TIMER6 | with DTI | TIM6_CC[2:0], TIM6_CDTI[2:0] |
| WTIMER0 | with DTI | WTIM0_CC[2:0], WTIM0_CDTI[2:0] |
| WTIMER1 | - | WTIM1_CC[3:0] |
| WTIMER2 | - | WTIM2_CC[2:0] |
| WTIMER3 | - | WTIM3_CC[2:0] |

4.1.10 Oscillators

4.1.10.1 Low-Frequency Crystal Oscillator (LFXO)

Table 4.12. Low-Frequency Crystal Oscillator (LFXO)

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|----------------------------------------------------------|----------------|--------------------------------------------------------------------|-----|--------|-----|------|
| Crystal frequency | f_{LFXO} | | — | 32.768 | — | kHz |
| Supported crystal equivalent series resistance (ESR) | ESR_{LFXO} | | — | — | 70 | kΩ |
| Supported range of crystal load capacitance ¹ | C_{LFXO_CL} | | 6 | — | 18 | pF |
| On-chip tuning cap range ² | C_{LFXO_T} | On each of LFXTAL_N and LFXTAL_P pins | 8 | — | 40 | pF |
| On-chip tuning cap step size | SS_{LFXO} | | — | 0.25 | — | pF |
| Current consumption after startup ³ | I_{LFXO} | $ESR = 70 \text{ kOhm}, C_L = 7 \text{ pF}, GAIN^4 = 2, AGC^4 = 1$ | — | 273 | — | nA |
| Start-up time | t_{LFXO} | $ESR = 70 \text{ kOhm}, C_L = 7 \text{ pF}, GAIN^4 = 2$ | — | 308 | — | ms |

Note:

1. Total load capacitance as seen by the crystal.
2. The effective load capacitance seen by the crystal will be $C_{LFXO_T} / 2$. This is because each XTAL pin has a tuning cap and the two caps will be seen in series by the crystal.
3. Block is supplied by AVDD if ANASW = 0, or DVDD if ANASW=1 in EMU_PWRCTRL register.
4. In CMU_LFXOCTRL register.

4.1.15 Analog Comparator (ACMP)

Table 4.23. Analog Comparator (ACMP)

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|----------------------------------------------------------------|----------------------|-------------------------------------------------------------------|-----|-----|--------------------------|------|
| Input voltage range | V _{ACMPIN} | ACMPVDD = ACMPn_CTRL_PWRSEL ¹ | — | — | V _{ACMPVDD} | V |
| Supply voltage | V _{ACMPVDD} | BIASPROG ⁴ ≤ 0x10 or FULL-BIAS ⁴ = 0 | 1.8 | — | V _{VREGVDD_MAX} | V |
| | | 0x10 < BIASPROG ⁴ ≤ 0x20 and FULLBIAS ⁴ = 1 | 2.1 | — | V _{VREGVDD_MAX} | V |
| Active current not including voltage reference ² | I _{ACMP} | BIASPROG ⁴ = 1, FULLBIAS ⁴ = 0 | — | 50 | — | nA |
| | | BIASPROG ⁴ = 0x10, FULLBIAS ⁴ = 0 | — | 306 | — | nA |
| | | BIASPROG ⁴ = 0x02, FULLBIAS ⁴ = 1 | — | 6.5 | — | μA |
| | | BIASPROG ⁴ = 0x20, FULLBIAS ⁴ = 1 | — | 74 | TBD | μA |
| Current consumption of internal voltage reference ² | I _{ACMPREF} | VLP selected as input using 2.5 V Reference / 4 (0.625 V) | — | 50 | — | nA |
| | | VLP selected as input using VDD | — | 20 | — | nA |
| | | VBDIV selected as input using 1.25 V reference / 1 | — | 4.1 | — | μA |
| | | VADIV selected as input using VDD/1 | — | 2.4 | — | μA |


| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|---------------------------------------|------------------|-------------------------------------------------------|-----|------|-----|-------|
| Open-loop gain | G _{OL} | DRIVESTRENGTH = 3 | — | 135 | — | dB |
| | | DRIVESTRENGTH = 2 | — | 137 | — | dB |
| | | DRIVESTRENGTH = 1 | — | 121 | — | dB |
| | | DRIVESTRENGTH = 0 | — | 109 | — | dB |
| Loop unit-gain frequency ⁷ | UGF | DRIVESTRENGTH = 3, Buffer connection | — | 3.38 | — | MHz |
| | | DRIVESTRENGTH = 2, Buffer connection | — | 0.9 | — | MHz |
| | | DRIVESTRENGTH = 1, Buffer connection | — | 132 | — | kHz |
| | | DRIVESTRENGTH = 0, Buffer connection | — | 34 | — | kHz |
| | | DRIVESTRENGTH = 3, 3x Gain connection | — | 2.57 | — | MHz |
| | | DRIVESTRENGTH = 2, 3x Gain connection | — | 0.71 | — | MHz |
| | | DRIVESTRENGTH = 1, 3x Gain connection | — | 113 | — | kHz |
| | | DRIVESTRENGTH = 0, 3x Gain connection | — | 28 | — | kHz |
| Phase margin | PM | DRIVESTRENGTH = 3, Buffer connection | — | 67 | — | ° |
| | | DRIVESTRENGTH = 2, Buffer connection | — | 69 | — | ° |
| | | DRIVESTRENGTH = 1, Buffer connection | — | 63 | — | ° |
| | | DRIVESTRENGTH = 0, Buffer connection | — | 68 | — | ° |
| Output voltage noise | N _{OUT} | DRIVESTRENGTH = 3, Buffer connection, 10 Hz - 10 MHz | — | 146 | — | µVrms |
| | | DRIVESTRENGTH = 2, Buffer connection, 10 Hz - 10 MHz | — | 163 | — | µVrms |
| | | DRIVESTRENGTH = 1, Buffer connection, 10 Hz - 1 MHz | — | 170 | — | µVrms |
| | | DRIVESTRENGTH = 0, Buffer connection, 10 Hz - 1 MHz | — | 176 | — | µVrms |
| | | DRIVESTRENGTH = 3, 3x Gain connection, 10 Hz - 10 MHz | — | 313 | — | µVrms |
| | | DRIVESTRENGTH = 2, 3x Gain connection, 10 Hz - 10 MHz | — | 271 | — | µVrms |
| | | DRIVESTRENGTH = 1, 3x Gain connection, 10 Hz - 1 MHz | — | 247 | — | µVrms |
| | | DRIVESTRENGTH = 0, 3x Gain connection, 10 Hz - 1 MHz | — | 245 | — | µVrms |

EBI Ready/Wait Timing Requirements

Timing applies to both EBI_REn and EBI_WEn for all addressing modes and both polarities. All numbers are based on route locations 0,1,2 only (with all EBI alternate functions using the same location at the same time). Timing is specified at 10% and 90% of IOVDD, 25 pF external loading, and slew rate for all GPIO set to 6.

Table 4.41. EBI Ready/Wait Timing Requirements

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|--------------------------------------------------------------------|----------------------|----------------|-------------------------------------|-----|-----|------|
| Setup time, from EBI_ARDY valid to trailing EBI_REn, EBI_WEn edge | t _{SU_ARDY} | IOVDD ≥ 1.62 V | 55 + (3 * t _{HFCOR-ECLK}) | — | — | ns |
| | | IOVDD ≥ 3.0 V | 36 + (3 * t _{HFCOR-ECLK}) | — | — | ns |
| Hold time, from trailing EBI_REn, EBI_WEn edge to EBI_ARDY invalid | t _{H_ARDY} | IOVDD ≥ 1.62 V | -9 | — | — | ns |

**Figure 4.8. EBI Ready/Wait Timing Requirements**




Figure 4.20. SDIO MMC DDR Mode Timing

4.1.28 Quad SPI (QSPI)

4.1.28.1 QSPI SDR Mode

QSPI SDR Mode Timing (Location 0)

Timing is specified with voltage scaling disabled, PHY-mode, route location 0 only, TX DLL = 23, RX DLL = 48, 20-25 pF loading per GPIO, and slew rate for all GPIO set to 6, DRIVESTRENGTH = STRONG.

Table 4.54. QSPI SDR Mode Timing (Location 0)


| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|------------------|-----------------|----------------|-------------------------------|-----|-----------|------|
| Full SCLK period | T | | (1/F _{SCLK}) * 0.95 | — | — | ns |
| Output valid | t _{ov} | | — | — | T/2 - 2.4 | ns |
| Output hold | t _{oh} | | T/2 - 32.9 | — | — | ns |
| Input setup | t _{su} | | 36.2 - T/2 | — | — | ns |
| Input hold | t _H | | T/2 - 3.3 | — | — | ns |

QSPI SDR Mode Timing (Locations 1, 2)

Timing is specified with voltage scaling disabled, PHY-mode, route locations other than 0, TX DLL = 34, RX DLL = 59, 20-25 pF loading per GPIO, and slew rate for all GPIO set to 6, DRIVESTRENGTH = STRONG.

Table 4.55. QSPI SDR Mode Timing (Locations 1, 2)

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|------------------|----------|----------------|-------------------------|-----|-------------|------|
| Full SCLK period | T | | (1/ F_{SCLK}) * 0.95 | — | — | ns |
| Output valid | t_{OV} | | — | — | $T/2 - 2.1$ | ns |
| Output hold | t_{OH} | | $T/2 - 42.3$ | — | — | ns |
| Input setup | t_{SU} | | 48.2 - $T/2$ | — | — | ns |
| Input hold | t_H | | $T/2 - 5.1$ | — | — | ns |

**Figure 4.21. QSPI SDR Timing Diagrams****QSPI SDR Flash Timing Example**

This example uses timing values for location 0 (SDR mode) to demonstrate the calculation of allowable flash timing using the QSPI in SDR mode.

- Using a configured SCLK frequency (F_{SCLK}) of 19 MHz:
- The resulting minimum period, $T(\min) = (1/F_{SCLK}) * 0.95 = 50.0 \text{ ns}$.
- Flash will see a minimum setup time of $T/2 - t_{OV} = T/2 - (T/2 - 2.4) = 2.4 \text{ ns}$.
- Flash will see a minimum hold time of $T/2 + t_{OH} = T/2 + (T/2 - 32.9) = T - 32.9 = 50.0 - 32.9 = 17.1 \text{ ns}$.
- Flash can have a maximum output valid time of $T/2 - t_{SU} = T/2 - (36.2 - T/2) = T - 36.2 = 50.0 - 36.2 = 13.8 \text{ ns}$.
- Flash can have a minimum output hold time of $t_H - T/2 = (T/2 - 3.3) - T/2 = -3.3 \text{ ns}$.

| Pin Name | Pin(s) | Description | Pin Name | Pin(s) | Description |
|----------|---------------------------------------------------------------------|-------------------------------------------------------|----------|-------------------------------|----------------------------|
| PF11 | A13 | GPIO (5V) | PA15 | B1 | GPIO |
| PE13 | B2 | GPIO | PE11 | B3 | GPIO |
| PE8 | B4 | GPIO | PD12 | B5 | GPIO |
| PD10 | B6 | GPIO | PF8 | B7 | GPIO |
| PF6 | B8 | GPIO | PF3 | B9 | GPIO |
| PF1 | B10 | GPIO (5V) | PF12 | B11 | GPIO |
| VBUS | B12 | USB VBUS signal and auxiliary input to 5 V regulator. | PF10 | B13 | GPIO (5V) |
| PA1 | C1 | GPIO | PA0 | C2 | GPIO |
| PE10 | C3 | GPIO | PD13 | C4 | GPIO (5V) |
| VSS | C5 C8 H3 J3 K11 K12 L12 L13 M8 M11 N8 | Ground | IOVDD1 | C6 | Digital IO power supply 1. |
| PF9 | C7 | GPIO | IOVDD0 | C9 J11 K3 L11 L14 | Digital IO power supply 0. |
| PF0 | C10 | GPIO (5V) | PE4 | C11 | GPIO |
| PC14 | C12 | GPIO (5V) | PC15 | C13 | GPIO (5V) |
| PA3 | D1 | GPIO | PA2 | D2 | GPIO |
| PB15 | D3 | GPIO (5V) | PE5 | D11 | GPIO |
| PC12 | D12 | GPIO (5V) | PC13 | D13 | GPIO (5V) |
| PA6 | E1 | GPIO | PA5 | E2 | GPIO |
| PA4 | E3 | GPIO | PE6 | E11 | GPIO |
| PC10 | E12 | GPIO (5V) | PC11 | E13 | GPIO (5V) |
| PB0 | F1 | GPIO | PB1 | F2 | GPIO |
| PB2 | F3 | GPIO | PE7 | F11 | GPIO |
| PC8 | F12 | GPIO (5V) | PC9 | F13 | GPIO (5V) |
| PB3 | G1 | GPIO | PB4 | G2 | GPIO |
| IOVDD2 | G3 | Digital IO power supply 2. | PE0 | G11 | GPIO (5V) |
| PE1 | G12 | GPIO (5V) | PE3 | G13 | GPIO |
| PB5 | H1 | GPIO | PB6 | H2 | GPIO |
| DVDD | H11 | Digital power supply. | PE2 | H12 | GPIO |
| PC7 | H13 | GPIO | PD14 | J1 | GPIO (5V) |

| Pin Name | Pin(s) | Description | Pin Name | Pin(s) | Description |
|----------|-----------------------------------------------------------|----------------------------|----------|--------|----------------------------------------------------------------------------------------------------------|
| PE8 | B4 | GPIO | PD11 | B5 | GPIO |
| PF8 | B6 | GPIO | PF6 | B7 | GPIO |
| PF3 | B8 | GPIO | PE5 | B9 | GPIO |
| PC12 | B10 | GPIO (5V) | PC13 | B11 | GPIO (5V) |
| PA1 | C1 | GPIO | PA0 | C2 | GPIO |
| PE10 | C3 | GPIO | PD13 | C4 | GPIO (5V) |
| PD12 | C5 | GPIO | PF9 | C6 | GPIO |
| VSS | C7 D4 F9 G3 G9 H6 K4 K7 K10 L7 | Ground | PF2 | C8 | GPIO |
| PE6 | C9 | GPIO | PC10 | C10 | GPIO (5V) |
| PC11 | C11 | GPIO (5V) | PA3 | D1 | GPIO |
| PA2 | D2 | GPIO | PB15 | D3 | GPIO (5V) |
| IOVDD1 | D5 | Digital IO power supply 1. | PD9 | D6 | GPIO |
| IOVDD0 | D7 G8 H7 L4 | Digital IO power supply 0. | PF1 | D8 | GPIO (5V) |
| PE7 | D9 | GPIO | PC8 | D10 | GPIO (5V) |
| PC9 | D11 | GPIO (5V) | PA6 | E1 | GPIO |
| PA5 | E2 | GPIO | PA4 | E3 | GPIO |
| PB0 | E4 | GPIO | PF0 | E8 | GPIO (5V) |
| PE0 | E9 | GPIO (5V) | PE1 | E10 | GPIO (5V) |
| PE3 | E11 | GPIO | PB1 | F1 | GPIO |
| PB2 | F2 | GPIO | PB3 | F3 | GPIO |
| PB4 | F4 | GPIO | DVDD | F8 | Digital power supply. |
| PE2 | F10 | GPIO | DECOPPLE | F11 | Decouple output for on-chip voltage regulator. An external decoupling capacitor is required at this pin. |
| PB5 | G1 | GPIO | PB6 | G2 | GPIO |
| IOVDD2 | G4 | Digital IO power supply 2. | PC6 | G10 | GPIO |
| PC7 | G11 | GPIO | PC0 | H1 | GPIO (5V) |
| PC2 | H2 | GPIO (5V) | PD14 | H3 | GPIO (5V) |
| PA7 | H4 | GPIO | PA8 | H5 | GPIO |
| PD8 | H8 | GPIO | PD5 | H9 | GPIO |
| PD6 | H10 | GPIO | PD7 | H11 | GPIO |

| Pin Name | Pin(s) | Description | Pin Name | Pin(s) | Description |
|----------|--------|-------------------------------|----------|--------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PC4 | 13 | GPIO | PC5 | 14 | GPIO |
| PB7 | 15 | GPIO | PB8 | 16 | GPIO |
| PA8 | 17 | GPIO | PA12 | 18 | GPIO (5V) |
| PA14 | 19 | GPIO | RESETn | 20 | Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. |
| PB11 | 21 | GPIO | PB12 | 22 | GPIO |
| AVDD | 24 | Analog power supply. | PB13 | 25 | GPIO |
| PB14 | 26 | GPIO | PD0 | 28 | GPIO (5V) |
| PD1 | 29 | GPIO | PD2 | 30 | GPIO (5V) |
| PD3 | 31 | GPIO | PD4 | 32 | GPIO |
| PD5 | 33 | GPIO | PD6 | 34 | GPIO |
| PD7 | 35 | GPIO | PD8 | 36 | GPIO |
| PC7 | 37 | GPIO | VREGVSS | 38 | Voltage regulator VSS |
| VREGSW | 39 | DCDC regulator switching node | VREGVDD | 40 | Voltage regulator VDD input |
| DVDD | 41 | Digital power supply. | DECOPLE | 42 | Decouple output for on-chip voltage regulator. An external decoupling capacitor is required at this pin. |
| PE4 | 43 | GPIO | PE5 | 44 | GPIO |
| PE6 | 45 | GPIO | PE7 | 46 | GPIO |
| PC12 | 47 | GPIO (5V) | PC13 | 48 | GPIO (5V) |
| PF0 | 49 | GPIO (5V) | PF1 | 50 | GPIO (5V) |
| PF2 | 51 | GPIO | PF3 | 52 | GPIO |
| PF4 | 53 | GPIO | PF5 | 54 | GPIO |
| PE8 | 57 | GPIO | PE9 | 58 | GPIO |
| PE10 | 59 | GPIO | PE11 | 60 | GPIO |
| PE12 | 61 | GPIO | PE13 | 62 | GPIO |
| PE14 | 63 | GPIO | PE15 | 64 | GPIO |

Note:

1. GPIO with 5V tolerance are indicated by (5V).

5.15 EFM32GG11B1xx in QFP64 Device Pinout




Figure 5.15. EFM32GG11B1xx in QFP64 Device Pinout

The following table provides package pin connections and general descriptions of pin functionality. For detailed information on the supported features for each GPIO pin, see [5.20 GPIO Functionality Table](#) or [5.21 Alternate Functionality Overview](#).

Table 5.15. EFM32GG11B1xx in QFP64 Device Pinout

| Pin Name | Pin(s) | Description | Pin Name | Pin(s) | Description |
|----------|---------------|----------------------------|----------|---------------|-------------|
| PA0 | 1 | GPIO | PA1 | 2 | GPIO |
| PA2 | 3 | GPIO | PA3 | 4 | GPIO |
| PA4 | 5 | GPIO | PA5 | 6 | GPIO |
| IOVDD0 | 7 26 55 | Digital IO power supply 0. | VSS | 8 22 56 | Ground |
| PC0 | 9 | GPIO (5V) | PC1 | 10 | GPIO (5V) |
| PC2 | 11 | GPIO (5V) | PC3 | 12 | GPIO (5V) |

| Alternate | LOCATION | | |
|-----------------------------|------------------------------------------|---------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------|
| Functionality | 0 - 3 | 4 - 7 | Description |
| US5_RX | 0: PE9 1: PA7 2: PB1 3: PH11 | | USART5 Asynchronous Receive. USART5 Synchronous mode Master Input / Slave Output (MISO). |
| US5_TX | 0: PE8 1: PA6 2: PF15 3: PH10 | | USART5 Asynchronous Transmit. Also used as receive input in half duplex communication. USART5 Synchronous mode Master Output / Slave Input (MOSI). |
| USB_DM | 0: PF10 | | USB D- pin. |
| USB_DP | 0: PF11 | | USB D+ pin. |
| USB_ID | 0: PF12 | | USB ID pin. |
| USB_VBUSEN | 0: PF5 | | USB 5 V VBUS enable. |
| VDAC0_EXT | 0: PD6 | | Digital to analog converter VDAC0 external reference input pin. |
| VDAC0_OUT0 / OPA0_OUT | 0: PB11 | | Digital to Analog Converter DAC0 output channel number 0. |
| VDAC0_OUT0ALT / OPA0_OUTALT | 0: PC0 1: PC1 2: PC2 3: PC3 | 4: PD0 | Digital to Analog Converter DAC0 alternative output for channel 0. |
| VDAC0_OUT1 / OPA1_OUT | 0: PB12 | | Digital to Analog Converter DAC0 output channel number 1. |
| VDAC0_OUT1ALT / OPA1_OUTALT | 0: PC12 1: PC13 2: PC14 3: PC15 | 4: PD1 | Digital to Analog Converter DAC0 alternative output for channel 1. |
| WTIM0_CC0 | 0: PE4 1: PA6 2: PG2 3: PG8 | 4: PC15 5: PB0 6: PB3 7: PC1 | Wide timer 0 Capture Compare input / output channel 0. |
| WTIM0_CC1 | 0: PE5 1: PD13 2: PG3 3: PG9 | 4: PF0 5: PB1 6: PB4 7: PC2 | Wide timer 0 Capture Compare input / output channel 1. |

Table 5.24. ACMP1 Bus and Pin Mapping

| | APORT4Y | APORT4X | APORT3Y | APORT3X | APORT2Y | APORT2X | APORT1Y | APORT1X | APORT0Y | APORT0X | Port |
|-------|---------|---------|---------|---------|---------|---------|---------|-----------|-----------|---------|------|
| BUSDY | BUSDX | BUSCY | BUSCX | BUSBY | BUSBX | BUSAY | BUSAX | BUSACMP1Y | BUSACMP1X | BUS | CH31 |
| PF15 | PF15 | | | PB15 | | PB15 | | | | | CH30 |
| PF14 | | PF14 | | PB14 | | | PB14 | | | | CH29 |
| PF12 | | PF12 | | PB12 | | PB13 | PB13 | | | | CH28 |
| PF10 | | PF11 | PF13 | PB10 | PB11 | PB11 | PB12 | | | | CH27 |
| PF8 | | PF9 | PF9 | PB9 | PB9 | PB9 | PB10 | | | | CH26 |
| PF6 | | PF7 | PF7 | PB6 | PB6 | PB6 | PB6 | | | | CH25 |
| PF4 | | PF5 | PF5 | PB4 | PB4 | PB5 | PB5 | PB4 | | | CH24 |
| PF2 | | PF3 | PF3 | PB2 | PB2 | PB3 | PB3 | PB2 | | | CH23 |
| PF0 | | PF1 | PF1 | PB0 | PB0 | PB1 | PB1 | PB0 | | | CH22 |
| PE14 | | PE15 | PE15 | PA14 | PA14 | PA15 | PA15 | PA14 | | | CH20 |
| PE12 | | PE13 | PE13 | PA12 | PA12 | PA13 | PA13 | PA12 | | | CH19 |
| PE10 | | PE11 | PE11 | PA10 | PA10 | PA11 | PA11 | PA10 | | | CH18 |
| PE8 | | PE9 | PE9 | PA8 | PA8 | PA9 | PA9 | PA8 | | | CH17 |
| PE6 | | PE7 | PE7 | PA6 | PA6 | PA5 | PA5 | PA6 | PC14 | PC14 | CH16 |
| PE4 | | PE5 | PE5 | PA4 | PA4 | PA3 | PA3 | PA4 | PC13 | PC13 | CH15 |
| | | | | PA2 | | PA2 | | PA2 | PC12 | PC12 | CH14 |
| | | | | PA1 | PA1 | PA1 | PA1 | PA0 | PC11 | PC11 | CH13 |
| | | | | PA0 | PA0 | | | | PC10 | PC10 | CH12 |
| | | | | | | | | | PC9 | PC9 | CH11 |
| | | | | | | | | | PC8 | PC8 | CH10 |

Table 5.25. ACMP2 Bus and Pin Mapping

| | APORT4Y | APORT4X | APORT3Y | APORT3X | APORT2Y | APORT2X | APORT1Y | APORT1X | APORT0Y | APORT0X | Port |
|-------|---------|---------|---------|---------|---------|---------|---------|-----------|-----------|---------|------|
| BUSDY | BUSDX | BUSCY | BUSCX | BUSBY | BUSBX | BUSAY | BUSAX | BUSACMP2Y | BUSACMP2X | BUS | CH31 |
| PF15 | PF15 | | | PB15 | | PB15 | | | | | CH30 |
| PF14 | | PF14 | | PB14 | | | PB14 | | | | CH29 |
| PF12 | | PF12 | | PB12 | | PB13 | PB13 | | | | CH28 |
| PF10 | | PF10 | | PB10 | | PB11 | PB11 | | | | CH27 |
| PF8 | | PF9 | PF9 | | PB9 | PB9 | PB9 | | | | CH26 |
| PF7 | | PF7 | PF8 | | | | | | | | CH25 |
| PF6 | | PF5 | PF6 | PB6 | PB6 | PB5 | PB5 | PB6 | | | CH24 |
| PF4 | | PF4 | PF4 | PB4 | PB4 | PB3 | PB3 | PB4 | | | CH23 |
| PF2 | | PF2 | PF2 | PB2 | PB2 | PB1 | PB1 | PB2 | | | CH22 |
| PF0 | | PF1 | PF1 | PB0 | PB0 | PA15 | PA15 | PB0 | | | CH21 |
| PE15 | PE15 | PE15 | PE14 | PA14 | PA14 | PA13 | PA13 | PA14 | | | CH20 |
| PE14 | PE13 | PE13 | PE12 | PA12 | PA12 | PA11 | PA11 | PA12 | | | CH19 |
| PE12 | PE11 | PE11 | PE10 | PA10 | PA10 | PA9 | PA9 | PA10 | | | CH18 |
| PE10 | PE9 | PE9 | PE8 | PA8 | PA8 | PA7 | PA7 | PA8 | | | CH17 |
| PE8 | | PE7 | PE7 | | | | | | | | CH16 |
| PE6 | | PE6 | PE6 | PA6 | PA6 | PA5 | PA5 | PA6 | PG6 | PG6 | CH14 |
| PE5 | | PE5 | | | | PA4 | PA4 | PA4 | PG5 | PG5 | CH13 |
| PE4 | | | PE4 | | | PA3 | PA3 | PA4 | PG4 | PG4 | CH12 |
| | | | | | | PA2 | PA2 | PA2 | PG3 | PG3 | CH11 |
| PE1 | | PE1 | | | | PA1 | PA1 | PA1 | PG2 | PG2 | CH10 |
| PE0 | | | PE0 | PA0 | PA0 | | | PA0 | PG1 | PG1 | CH9 |
| | | | | | | | | | PG0 | PG0 | CH8 |
| | | | | | | | | | | | CH7 |

Table 5.26. ACMP3 Bus and Pin Mapping

| | APORT4Y | APORT4X | APORT3Y | APORT3X | APORT2Y | APORT2X | APORT1Y | APORT1X | APORT0Y | APORT0X | Port |
|-------|---------|---------|---------|---------|---------|---------|---------|-----------|-----------|---------|------|
| BUSDY | BUSDX | BUSCY | BUSCX | BUSBY | BUSBX | BUSAY | BUSAX | BUSACMP3Y | BUSACMP3X | BUS | CH31 |
| PF15 | PF15 | | | PB15 | | PB15 | | | | | CH30 |
| PF14 | | PF14 | | PB14 | | | PB14 | | | | CH29 |
| PF13 | PF13 | | | PB13 | PB13 | | PB12 | | | | CH28 |
| PF12 | | PF12 | | PB12 | | PB11 | PB11 | | | | CH27 |
| PF10 | PF11 | PF11 | | PB10 | | PB9 | PB9 | PB10 | | | CH26 |
| PF8 | | PF9 | PF9 | | | | | | | | CH25 |
| PF7 | PF7 | | PF8 | | | | | | | | CH24 |
| PF6 | PF5 | PF5 | PF6 | PB6 | PB6 | PB5 | PB5 | PB6 | | | CH23 |
| PF4 | | PF4 | PF4 | PB4 | PB4 | PB3 | PB3 | PB4 | | | CH22 |
| PF2 | PF1 | PF1 | PF2 | PB2 | PB2 | PB1 | PB1 | PB2 | | | CH21 |
| PF0 | | PF3 | PF3 | PB0 | PB0 | | | PB0 | | | CH20 |
| PE15 | PE15 | | PE15 | PE14 | PE14 | PA14 | PA14 | PA15 | | | CH19 |
| PE14 | PE13 | PE13 | | PE12 | PE12 | PA12 | PA13 | PA13 | | | CH18 |
| PE12 | PE11 | PE11 | | PE10 | PE10 | PA11 | PA11 | PA12 | | | CH17 |
| PE10 | | PE9 | PE9 | PE8 | PE8 | PA8 | PA9 | PA9 | PA10 | | CH16 |
| PE8 | | PE7 | PE7 | | | PA7 | PA7 | | | | CH15 |
| PE6 | | PE6 | | PE6 | PE6 | | | PA6 | PA6 | | CH14 |
| PE5 | | PE5 | | | | PA5 | PA5 | | PH15 | PH15 | CH13 |
| PE4 | | PE4 | | | PE4 | PA4 | | PA4 | PA4 | | CH12 |
| | | | | | | PA3 | PA3 | PA2 | PA2 | PA1 | CH11 |
| PE1 | | PE1 | | | | | | | | PA1 | CH10 |
| PE0 | | | PE0 | PE0 | PE0 | PA0 | PA0 | PA0 | PA0 | PA0 | CH9 |
| | | | | | | | | | | | CH8 |
| | | | | | | | | | | | CH7 |

7. BGA152 Package Specifications

7.1 BGA152 Package Dimensions




Figure 7.1. BGA152 Package Drawing

Table 7.2. BGA152 PCB Land Pattern Dimensions

| Dimension | Min | Nom | Max |
|-----------|-----|------|-----|
| X | | 0.20 | |
| C1 | | 6.50 | |
| C2 | | 6.50 | |
| E1 | | 0.5 | |
| E2 | | 0.5 | |

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.
3. This Land Pattern Design is based on the IPC-7351 guidelines.
4. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.
5. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
6. The stencil thickness should be 0.125 mm (5 mils).
7. The ratio of stencil aperture to land pad size should be 1:1.
8. A No-Clean, Type-3 solder paste is recommended.
9. The recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

10.2 TQFP100 PCB Land Pattern




Figure 10.2. TQFP100 PCB Land Pattern Drawing

12. QFN64 Package Specifications

12.1 QFN64 Package Dimensions




Figure 12.1. QFN64 Package Drawing