

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Obsolete
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	72MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I²C, IrDA, LINbus, MMC/SD/SDIO, QSPI, SmartCard, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, LCD, POR, PWM, WDT
Number of I/O	80
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.8V
Data Converters	A/D 16x12b SAR; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/silicon-labs/efm32gg11b840f1024gq100-ar">https://www.e-xfl.com/product-detail/silicon-labs/efm32gg11b840f1024gq100-ar</a>

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
<b>Note:</b>						
1.	The minimum voltage required in bypass mode is calculated using $R_{BYP}$ from the DCDC specification table. Requirements for other loads can be calculated as $V_{DVDD\_min} + I_{LOAD} * R_{BYP\_max}$ .					
2.	VREGVDD must be tied to AVDD. Both VREGVDD and AVDD minimum voltages must be satisfied for the part to operate.					
3.	The system designer should consult the characteristic specs of the capacitor used on DECOUPLE to ensure its capacitance value stays within the specified bounds across temperature and DC bias.					
4.	VSCALE0 to VSCALE2 voltage change transitions occur at a rate of 10 mV / usec for approximately 20 usec. During this transition, peak currents will be dependent on the value of the DECOUPLE output capacitor, from 35 mA (with a 1 $\mu$ F capacitor) to 70 mA (with a 2.7 $\mu$ F capacitor).					
5.	When the CSEN peripheral is used with chopping enabled (CSEN_CTRL_CHOPEN = ENABLE), IOVDD must be equal to AVDD.					
6.	The maximum limit on $T_A$ may be lower due to device self-heating, which depends on the power dissipation of the specific application. $T_A$ (max) = $T_J$ (max) - ( $\theta_{TAJA}$ x PowerDissipation). Refer to the Absolute Maximum Ratings table and the Thermal Characteristics table for $T_J$ and $\theta_{TAJA}$ .					

#### 4.1.3 Thermal Characteristics

Table 4.3. Thermal Characteristics

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Thermal resistance, QFN64 Package	THE <sub>A</sub> <sub>J</sub> <sub>A</sub> _QFN64	4-Layer PCB, Air velocity = 0 m/s	—	17.8	—	°C/W
		4-Layer PCB, Air velocity = 1 m/s	—	15.4	—	°C/W
		4-Layer PCB, Air velocity = 2 m/s	—	13.8	—	°C/W
Thermal resistance, TQFP64 Package	THE <sub>A</sub> <sub>J</sub> <sub>A</sub> _TQFP64	4-Layer PCB, Air velocity = 0 m/s	—	33.9	—	°C/W
		4-Layer PCB, Air velocity = 1 m/s	—	32.1	—	°C/W
		4-Layer PCB, Air velocity = 2 m/s	—	30.1	—	°C/W
Thermal resistance, TQFP100 Package	THE <sub>A</sub> <sub>J</sub> <sub>A</sub> _TQFP100	4-Layer PCB, Air velocity = 0 m/s	—	44.1	—	°C/W
		4-Layer PCB, Air velocity = 1 m/s	—	37.7	—	°C/W
		4-Layer PCB, Air velocity = 2 m/s	—	35.5	—	°C/W
Thermal resistance, BGA112 Package	THE <sub>A</sub> <sub>J</sub> <sub>A</sub> _BGA112	4-Layer PCB, Air velocity = 0 m/s	—	42.0	—	°C/W
		4-Layer PCB, Air velocity = 1 m/s	—	37.0	—	°C/W
		4-Layer PCB, Air velocity = 2 m/s	—	35.3	—	°C/W
Thermal resistance, BGA120 Package	THE <sub>A</sub> <sub>J</sub> <sub>A</sub> _BGA120	4-Layer PCB, Air velocity = 0 m/s	—	47.9	—	°C/W
		4-Layer PCB, Air velocity = 1 m/s	—	41.8	—	°C/W
		4-Layer PCB, Air velocity = 2 m/s	—	39.6	—	°C/W
Thermal resistance, BGA152 Package	THE <sub>A</sub> <sub>J</sub> <sub>A</sub> _BGA152	4-Layer PCB, Air velocity = 0 m/s	—	35.7	—	°C/W
		4-Layer PCB, Air velocity = 1 m/s	—	31.0	—	°C/W
		4-Layer PCB, Air velocity = 2 m/s	—	29.5	—	°C/W
Thermal resistance, BGA192 Package	THE <sub>A</sub> <sub>J</sub> <sub>A</sub> _BGA192	4-Layer PCB, Air velocity = 0 m/s	—	47.9	—	°C/W
		4-Layer PCB, Air velocity = 1 m/s	—	41.8	—	°C/W
		4-Layer PCB, Air velocity = 2 m/s	—	39.6	—	°C/W

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Current consumption in EM2 mode, with voltage scaling enabled	$I_{EM2\_VS}$	Full 512 kB RAM retention and RTCC running from LFXO	—	3.9	—	$\mu A$
		Full 512 kB RAM retention and RTCC running from LFRCO	—	4.3	—	$\mu A$
		16 kB (1 bank) RAM retention and RTCC running from LFRCO <sup>2</sup>	—	2.8	TBD	$\mu A$
Current consumption in EM3 mode, with voltage scaling enabled	$I_{EM3\_VS}$	Full 512 kB RAM retention and CRYOTIMER running from ULFRCO	—	3.6	TBD	$\mu A$
Current consumption in EM4H mode, with voltage scaling enabled	$I_{EM4H\_VS}$	128 byte RAM retention, RTCC running from LFXO	—	1.08	—	$\mu A$
		128 byte RAM retention, CRYOTIMER running from ULFRCO	—	0.69	—	$\mu A$
		128 byte RAM retention, no RTCC	—	0.69	TBD	$\mu A$
Current consumption in EM4S mode	$I_{EM4S}$	No RAM retention, no RTCC	—	0.16	TBD	$\mu A$
Current consumption of peripheral power domain 1, with voltage scaling enabled	$I_{PD1\_VS}$	Additional current consumption in EM2/3 when any peripherals on power domain 1 are enabled <sup>1</sup>	—	0.68	—	$\mu A$
Current consumption of peripheral power domain 2, with voltage scaling enabled	$I_{PD2\_VS}$	Additional current consumption in EM2/3 when any peripherals on power domain 2 are enabled <sup>1</sup>	—	0.28	—	$\mu A$

**Note:**

1. Extra current consumed by power domain. Does not include current associated with the enabled peripherals. See [3.2.4 EM2 and EM3 Power Domains](#) for a list of the peripherals in each power domain.
2. CMU\_LFRCOCTRL\_ENVREF = 1, CMU\_LFRCOCTRL\_VREFUPDATE = 1

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Current consumption in EM4H mode, with voltage scaling enabled	$I_{EM4H\_VS}$	128 byte RAM retention, RTCC running from LFXO	—	0.94	—	$\mu A$
		128 byte RAM retention, CRYO-TIMER running from ULFRCO	—	0.62	—	$\mu A$
		128 byte RAM retention, no RTCC	—	0.62	—	$\mu A$
Current consumption in EM4S mode	$I_{EM4S}$	No RAM retention, no RTCC	—	0.13	—	$\mu A$
Current consumption of peripheral power domain 1, with voltage scaling enabled, DCDC in LP mode <sup>3</sup>	$I_{PD1\_VS}$	Additional current consumption in EM2/3 when any peripherals on power domain 1 are enabled <sup>4</sup>	—	0.68	—	$\mu A$
Current consumption of peripheral power domain 2, with voltage scaling enabled, DCDC in LP mode <sup>3</sup>	$I_{PD2\_VS}$	Additional current consumption in EM2/3 when any peripherals on power domain 2 are enabled <sup>4</sup>	—	0.28	—	$\mu A$

**Note:**

1. DCDC Low Noise CCM Mode = Light Drive (PFETCNT=NFETCNT=3), F=6.4 MHz (RCOBAND=4), ANASW=DVDD.
2. DCDC Low Noise DCM Mode = Light Drive (PFETCNT=NFETCNT=3), F=3.0 MHz (RCOBAND=0), ANASW=DVDD.
3. DCDC Low Power Mode = Medium Drive (PFETCNT=NFETCNT=7), LPOSCDIV=1, LPCMPBIASEM234H=0, LPCLIMILIM-SEL=1, ANASW=DVDD.
4. Extra current consumed by power domain. Does not include current associated with the enabled peripherals. See [3.2.4 EM2 and EM3 Power Domains](#) for a list of the peripherals in each power domain.
5. CMU\_LFRCOCTRL\_ENVREF = 1, CMU\_LFRCOCTRL\_VREFUPDATE = 1

4.1.11 Flash Memory Characteristics<sup>5</sup>Table 4.19. Flash Memory Characteristics<sup>5</sup>

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Flash erase cycles before failure	EC <sub>FLASH</sub>		10000	—	—	cycles
Flash data retention	RET <sub>FLASH</sub>	T ≤ 85 °C	10	—	—	years
		T ≤ 125 °C	10	—	—	years
Word (32-bit) programming time	t <sub>W_PROG</sub>	Burst write, 128 words, average time per word	20	26.2	32	μs
		Single word	59	68.7	83	μs
Page erase time <sup>4</sup>	t <sub>PERASE</sub>		20	26.8	35	ms
Mass erase time <sup>1</sup>	t <sub>MERASE</sub>		20	26.9	35	ms
Device erase time <sup>2 3</sup>	t <sub>DERASE</sub>	T ≤ 85 °C	—	80.7	95	ms
		T ≤ 125 °C	—	80.7	100	ms
Erase current <sup>6</sup>	I <sub>ERASE</sub>	Page Erase	—	—	1.7	mA
		Mass or Device Erase	—	—	2.1	mA
Write current <sup>6</sup>	I <sub>WRITE</sub>		—	—	3.9	mA
Supply voltage during flash erase and write	V <sub>FLASH</sub>		1.62	—	3.6	V

**Note:**

1. Mass erase is issued by the CPU and erases all flash.
2. Device erase is issued over the AAP interface and erases all flash, SRAM, the Lock Bit (LB) page, and the User data page Lock Word (ULW).
3. From setting the DEVICEERASE bit in AAP\_CMD to 1 until the ERASEBUSY bit in AAP\_STATUS is cleared to 0. Internal setup and hold times for flash control signals are included.
4. From setting the ERASEPAGE bit in MSC\_WRITECMD to 1 until the BUSY bit in MSC\_STATUS is cleared to 0. Internal setup and hold times for flash control signals are included.
5. Flash data retention information is published in the Quarterly Quality and Reliability Report.
6. Measured at 25 °C.

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Hysteresis ( $V_{CM} = 1.25$ V, $\text{BIASPROG}^4 = 0x10$ , FULL-BIAS <sup>4</sup> = 1)	VACMPHYST	HYSTSEL <sup>5</sup> = HYST0	TBD	0	TBD	mV
		HYSTSEL <sup>5</sup> = HYST1	TBD	18	TBD	mV
		HYSTSEL <sup>5</sup> = HYST2	TBD	33	TBD	mV
		HYSTSEL <sup>5</sup> = HYST3	TBD	46	TBD	mV
		HYSTSEL <sup>5</sup> = HYST4	TBD	57	TBD	mV
		HYSTSEL <sup>5</sup> = HYST5	TBD	68	TBD	mV
		HYSTSEL <sup>5</sup> = HYST6	TBD	79	TBD	mV
		HYSTSEL <sup>5</sup> = HYST7	TBD	90	TBD	mV
		HYSTSEL <sup>5</sup> = HYST8	TBD	0	TBD	mV
		HYSTSEL <sup>5</sup> = HYST9	TBD	-18	TBD	mV
		HYSTSEL <sup>5</sup> = HYST10	TBD	-33	TBD	mV
		HYSTSEL <sup>5</sup> = HYST11	TBD	-45	TBD	mV
		HYSTSEL <sup>5</sup> = HYST12	TBD	-57	TBD	mV
		HYSTSEL <sup>5</sup> = HYST13	TBD	-67	TBD	mV
		HYSTSEL <sup>5</sup> = HYST14	TBD	-78	TBD	mV
		HYSTSEL <sup>5</sup> = HYST15	TBD	-88	TBD	mV
Comparator delay <sup>3</sup>	tACMPDELAY	BIASPROG <sup>4</sup> = 1, FULLBIAS <sup>4</sup> = 0	—	30	—	μs
		BIASPROG <sup>4</sup> = 0x10, FULLBIAS <sup>4</sup> = 0	—	3.7	—	μs
		BIASPROG <sup>4</sup> = 0x02, FULLBIAS <sup>4</sup> = 1	—	360	—	ns
		BIASPROG <sup>4</sup> = 0x20, FULLBIAS <sup>4</sup> = 1	—	35	—	ns
Offset voltage	VACMPOFFSET	BIASPROG <sup>4</sup> = 0x10, FULLBIAS <sup>4</sup> = 1	TBD	—	TBD	mV
Reference voltage	VACMPREF	Internal 1.25 V reference	TBD	1.25	TBD	V
		Internal 2.5 V reference	TBD	2.5	TBD	V
Capacitive sense internal resistance	RCSRES	CSRESSEL <sup>6</sup> = 0	—	infinite	—	kΩ
		CSRESSEL <sup>6</sup> = 1	—	15	—	kΩ
		CSRESSEL <sup>6</sup> = 2	—	27	—	kΩ
		CSRESSEL <sup>6</sup> = 3	—	39	—	kΩ
		CSRESSEL <sup>6</sup> = 4	—	51	—	kΩ
		CSRESSEL <sup>6</sup> = 5	—	100	—	kΩ
		CSRESSEL <sup>6</sup> = 6	—	162	—	kΩ
		CSRESSEL <sup>6</sup> = 7	—	235	—	kΩ

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
<b>Note:</b>						
1.	Supply current specifications are for VDAC circuitry operating with static output only and do not include current required to drive the load.					
2.	In differential mode, the output is defined as the difference between two single-ended outputs. Absolute voltage on each output is limited to the single-ended range.					
3.	Entire range is monotonic and has no missing codes.					
4.	Current from HFFPERCLK is dependent on HFFPERCLK frequency. This current contributes to the total supply current used when the clock to the DAC module is enabled in the CMU.					
5.	Gain is calculated by measuring the slope from 10% to 90% of full scale. Offset is calculated by comparing actual VDAC output at 10% of full scale to ideal VDAC output at 10% of full scale with the measured gain.					
6.	PSRR calculated as $20 * \log_{10}(\Delta VDD / \Delta V_{OUT})$ , VDAC output at 90% of full scale					




Figure 4.13. SDIO DS Mode Timing




Figure 4.16. SDIO DDR Mode Timing

**SDIO MMC SDR Mode Timing at 3.0 V**

Timing is specified for route location 0 at 3.0 V IOVDD with voltage scaling disabled. Slew rate for SD\_CLK set to 7, all other GPIO set to 6, DRIVESTRENGTH = STRONG for all pins. SDIO\_CTRL\_TXDLYMUXSEL = 1. Loading between 5 and 10 pF on all pins or between 10 and 20 pF on all pins.

**Table 4.51. SDIO MMC SDR Mode Timing (Location 0, 3V I/O)**

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Clock frequency during data transfer	FSD_CLK	Using HFRCO, AUXHFRCO, or USHFRCO	—	—	48	MHz
		Using HFXO	—	—	TBD	MHz
Clock low time	tWL	Using HFRCO, AUXHFRCO, or USHFRCO	9.4	—	—	ns
		Using HFXO	TBD	—	—	ns
Clock high time	tWH	Using HFRCO, AUXHFRCO, or USHFRCO	9.4	—	—	ns
		Using HFXO	TBD	—	—	ns
Clock rise time	tR		1.96	3.87	—	ns
Clock fall time	tF		1.67	3.31	—	ns
Input setup time, CMD, DAT[0:7] valid to SD_CLK	tISU		5.3	—	—	ns
Input hold time, SD_CLK to CMD, DAT[0:7] change	tIH		2.5	—	—	ns
Output delay time, SD_CLK to CMD, DAT[0:7] valid	tODLY		0	—	16	ns
Output hold time, SD_CLK to CMD, DAT[0:7] change	tOH		3	—	—	ns





Figure 4.30. DC-DC Converter Transition Waveforms

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
PF2	78	GPIO	VBUS	79	USB VBUS signal and auxiliary input to 5 V regulator.
PF12	80	GPIO	PF5	81	GPIO
PF6	84	GPIO	PF7	85	GPIO
PF8	86	GPIO	PF9	87	GPIO
PD9	88	GPIO	PD10	89	GPIO
PD11	90	GPIO	PD12	91	GPIO
PE8	92	GPIO	PE9	93	GPIO
PE10	94	GPIO	PE11	95	GPIO
PE12	96	GPIO	PE13	97	GPIO
PE14	98	GPIO	PE15	99	GPIO
PA15	100	GPIO			

**Note:**

1. GPIO with 5V tolerance are indicated by (5V).

**5.10 EFM32GG11B4xx in QFP100 Device Pinout****Figure 5.10. EFM32GG11B4xx in QFP100 Device Pinout**

The following table provides package pin connections and general descriptions of pin functionality. For detailed information on the supported features for each GPIO pin, see [5.20 GPIO Functionality Table](#) or [5.21 Alternate Functionality Overview](#).

**Table 5.10. EFM32GG11B4xx in QFP100 Device Pinout**

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
PA0	1	GPIO	PA1	2	GPIO
PA2	3	GPIO	PA3	4	GPIO
PA4	5	GPIO	PA5	6	GPIO
PA6	7	GPIO	IOVDD0	8 17 31 44 82	Digital IO power supply 0.
PB0	9	GPIO	PB1	10	GPIO

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
PB2	11	GPIO	PB3	12	GPIO
PB4	13	GPIO	PB5	14	GPIO
PB6	15	GPIO	VSS	16 32 58 83	Ground
PC0	18	GPIO (5V)	PC1	19	GPIO (5V)
PC2	20	GPIO (5V)	PC3	21	GPIO (5V)
PC4	22	GPIO	PC5	23	GPIO
PB7	24	GPIO	PB8	25	GPIO
PA7	26	GPIO	PA8	27	GPIO
PA9	28	GPIO	PA10	29	GPIO
PA11	30	GPIO	PA12	33	GPIO (5V)
PA13	34	GPIO (5V)	PA14	35	GPIO
RESETn	36	Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released.	PB9	37	GPIO (5V)
PB10	38	GPIO (5V)	PB11	39	GPIO
PB12	40	GPIO	AVDD	41 45	Analog power supply.
PB13	42	GPIO	PB14	43	GPIO
PD0	46	GPIO (5V)	PD1	47	GPIO
PD2	48	GPIO (5V)	PD3	49	GPIO
PD4	50	GPIO	PD5	51	GPIO
PD6	52	GPIO	PD7	53	GPIO
PD8	54	GPIO	PC6	55	GPIO
PC7	56	GPIO	DVDD	57	Digital power supply.
DECOPPLE	59	Decouple output for on-chip voltage regulator. An external decoupling capacitor is required at this pin.	PE0	60	GPIO (5V)
PE1	61	GPIO (5V)	PE2	62	GPIO
PE3	63	GPIO	PE4	64	GPIO
PE5	65	GPIO	PE6	66	GPIO
PE7	67	GPIO	PC8	68	GPIO (5V)
PC9	69	GPIO (5V)	PC10	70	GPIO (5V)
PC11	71	GPIO (5V)	VREGI	72	Input to 5 V regulator.
VREGO	73	Decoupling for 5 V regulator and regulator output. Power for USB PHY in USB-enabled OPNs	PF10	74	GPIO (5V)
PF11	75	GPIO (5V)	PF0	76	GPIO (5V)

Alternate	LOCATION		
Functionality	0 - 3	4 - 7	Description
SDIO_DAT7	0: PD9 1: PB4		SDIO Data 7.
SDIO_WP	0: PF9 1: PC5 2: PB15 3: PB9		SDIO Write Protect.
TIM0_CC0	0: PA0 1: PF6 2: PD1 3: PB6	4: PF0 5: PC4 6: PA8 7: PA1	Timer 0 Capture Compare input / output channel 0.
TIM0_CC1	0: PA1 1: PF7 2: PD2 3: PC0	4: PF1 5: PC5 6: PA9 7: PA0	Timer 0 Capture Compare input / output channel 1.
TIM0_CC2	0: PA2 1: PF8 2: PD3 3: PC1	4: PF2 5: PA7 6: PA10 7: PA13	Timer 0 Capture Compare input / output channel 2.
TIM0_CDTI0	0: PA3 1: PC13 2: PF3 3: PC2	4: PB7	Timer 0 Complimentary Dead Time Insertion channel 0.
TIM0_CDTI1	0: PA4 1: PC14 2: PF4 3: PC3	4: PB8	Timer 0 Complimentary Dead Time Insertion channel 1.
TIM0_CDTI2	0: PA5 1: PC15 2: PF5 3: PC4	4: PB11	Timer 0 Complimentary Dead Time Insertion channel 2.
TIM1_CC0	0: PC13 1: PE10 2: PB0 3: PB7	4: PD6 5: PF2 6: PF13 7: PI6	Timer 1 Capture Compare input / output channel 0.
TIM1_CC1	0: PC14 1: PE11 2: PB1 3: PB8	4: PD7 5: PF3 6: PF14 7: PI7	Timer 1 Capture Compare input / output channel 1.
TIM1_CC2	0: PC15 1: PE12 2: PB2 3: PB11	4: PC13 5: PF4 6: PF15 7: PI8	Timer 1 Capture Compare input / output channel 2.
TIM1_CC3	0: PC12 1: PE13 2: PB3 3: PB12	4: PC14 5: PF12 6: PF5 7: PI9	Timer 1 Capture Compare input / output channel 3.
TIM2_CC0	0: PA8 1: PA12 2: PC8 3: PF2	4: PB6 5: PC2 6: PG8 7: PG5	Timer 2 Capture Compare input / output channel 0.

Alternate	LOCATION		
Functionality	0 - 3	4 - 7	Description
US5_RX	0: PE9 1: PA7 2: PB1 3: PH11		USART5 Asynchronous Receive. USART5 Synchronous mode Master Input / Slave Output (MISO).
US5_TX	0: PE8 1: PA6 2: PF15 3: PH10		USART5 Asynchronous Transmit. Also used as receive input in half duplex communication. USART5 Synchronous mode Master Output / Slave Input (MOSI).
USB_DM	0: PF10		USB D- pin.
USB_DP	0: PF11		USB D+ pin.
USB_ID	0: PF12		USB ID pin.
USB_VBUSEN	0: PF5		USB 5 V VBUS enable.
VDAC0_EXT	0: PD6		Digital to analog converter VDAC0 external reference input pin.
VDAC0_OUT0 / OPA0_OUT	0: PB11		Digital to Analog Converter DAC0 output channel number 0.
VDAC0_OUT0ALT / OPA0_OUTALT	0: PC0 1: PC1 2: PC2 3: PC3	4: PD0	Digital to Analog Converter DAC0 alternative output for channel 0.
VDAC0_OUT1 / OPA1_OUT	0: PB12		Digital to Analog Converter DAC0 output channel number 1.
VDAC0_OUT1ALT / OPA1_OUTALT	0: PC12 1: PC13 2: PC14 3: PC15	4: PD1	Digital to Analog Converter DAC0 alternative output for channel 1.
WTIM0_CC0	0: PE4 1: PA6 2: PG2 3: PG8	4: PC15 5: PB0 6: PB3 7: PC1	Wide timer 0 Capture Compare input / output channel 0.
WTIM0_CC1	0: PE5 1: PD13 2: PG3 3: PG9	4: PF0 5: PB1 6: PB4 7: PC2	Wide timer 0 Capture Compare input / output channel 1.

## 5.22 Analog Port (APORT) Client Maps

The Analog Port (APORT) is an infrastructure used to connect chip pins with on-chip analog clients such as analog comparators, ADCs, DACs, etc. The APORT consists of a set of shared buses, switches, and control logic needed to configurally implement the signal routing. [Figure 5.20 APORT Connection Diagram on page 211](#) shows the APORT routing for this device family (note that available features may vary by part number). A complete description of APORT functionality can be found in the Reference Manual.




Figure 5.20. APORT Connection Diagram

Client maps for each analog circuit using the APORT are shown in the following tables. The maps are organized by bus, and show the peripheral's port connection, the shared bus, and the connection from specific bus channel numbers to GPIO pins.

In general, enumerations for the pin selection field in an analog peripheral's register can be determined by finding the desired pin connection in the table and then combining the value in the Port column (APORT<sub>\_\_</sub>), and the channel identifier (CH<sub>\_\_</sub>). For example, if pin PF7 is available on port APOR2X as CH23, the register field enumeration to connect to PF7 would be APOR2XCH23. The shared bus used by this connection is indicated in the Bus column.

APORT4Y	APORT3Y	APORT2Y	APORT1Y	APORT1X	APORT3X	APORT2X	APORT1X	APORT4Y	APORT3Y	APORT2Y	APORT1Y	Port
BUSDY	BUSCY	BUSBY	BUSAY	BUSDX	BUSCX	BUSBX	BUSAX	BUSDY	BUSCY	BUSBY	BUSAY	Bus
PF15		PB15		PF15		PB15		PF15		PB15		CH31
PF14		PB14		PF14		PB14		PF14		PB14		CH30
PF12		PB12		PF13		PB13		PF13		PB13		CH29
PF11		PB11		PF11		PB11		PF12		PB12		CH28
PF10		PB10		PF10		PB10		PF11		PB11		CH27
PF8		PB9		PF9		PB9		PF10		PB10		CH26
PF7		PF7		PF7		PF8		PF9		PF9		CH25
PF6		PB6		PF6		PF6		PF8		PF8		CH24
PF5		PB5		PF5		PB5		PF6		PF6		CH23
PF4		PB4		PF4		PB4		PF7		PF7		CH22
PF3		PB3		PF3		PB3		PF8		PF8		CH21
PF2		PB2		PF2		PB2		PF9		PF9		CH20
PF1		PB1		PF1		PB1		PF10		PF10		CH19
PF0		PB0		PF0		PB0		PF11		PF11		CH18
PE15		PA15		PE15		PA15		PF0		PF0		CH17
PE14		PA14		PE14		PA14		PF1		PF1		CH16
PE12		PA12		PE13		PA13		PF1		PF1		CH15
PE10		PA10		PE11		PA11		PF2		PF2		CH14
PE8		PA8		PE9		PA9		PF3		PF3		CH13
PE6		PA6		PE7		PA7		PF4		PF4		CH12
PE5		PA5		PE6		PA6		PF5		PF5		CH11
PE4		PA4		PE5		PA5		PF6		PF6		CH10
PE1		PA1		PE6		PA6		PF7		PF7		CH9
PE0		PA0		PE7		PA7		PF8		PF8		CH8
				PE8		PA8		PF9		PF9		CH7
				PE9		PA9		PF10		PF10		CH6
				PE10		PA10		PF11		PF11		CH5
				PE11		PA11		PF12		PF12		CH4
				PE12		PA12		PF13		PF13		CH3
				PE13		PA13		PF14		PF14		CH2
				PE14		PA14		PF15		PF15		CH1
				PE15		PA15		PF16		PF16		CH0

## 7. BGA152 Package Specifications

### 7.1 BGA152 Package Dimensions




Figure 7.1. BGA152 Package Drawing

**Table 9.2. BGA112 PCB Land Pattern Dimensions**

Dimension	Min	Nom	Max
X		0.45	
C1		8.00	
C2		8.00	
E1		0.8	
E2		0.8	

**Note:**

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.
3. This Land Pattern Design is based on the IPC-7351 guidelines.
4. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.
5. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
6. The stencil thickness should be 0.125 mm (5 mils).
7. The ratio of stencil aperture to land pad size should be 1:1.
8. A No-Clean, Type-3 solder paste is recommended.
9. The recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

## 10.2 TQFP100 PCB Land Pattern




Figure 10.2. TQFP100 PCB Land Pattern Drawing