

Welcome to E-XFL.COM

Silicon Labs - EFM32GG11B840F1024GQ64-AR Datasheet

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Obsolete
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	72MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I ² C, IrDA, LINbus, MMC/SD/SDIO, QSPI, SmartCard, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, LCD, POR, PWM, WDT
Number of I/O	47
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.8V
Data Converters	A/D 16x12b SAR; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm32gg11b840f1024gq64-ar

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

0x40024000	ETH	Ņ		8xe0100008	/	PRS	0x400e6000
0x40022400		1	CM4 Peripherals	8xe00fffff	,	RMU	0x400e5400
0x40022000	USB				1	KMIO	0x400e5000
0x40020400		1		8xdfffffff		СМИ	0x400e4400
0x40020000	SMU		QSPI0	8xcfffffff		0.10	0x400e4000
0x4001d400				8×955555555		EMU	0x400e3400
0x4001d000	TRNG0	[\	5010 1 0		1		0x400e3000 0x4008f400
0x4001c800			EBI Region 3	8x8c666666		CRYOTIMER	0x4008f000
0x4001c400	QSPI0		EBI Region 2	8x88999999	,		0x4008e400
0x4001c000	GPCRC		EBI Region 1	8x87ffffff	1	CSEN	0x4008e000
0x4001b000			EBI Region 0	8×83ffffff		2C2	0x40089c00
0x4001ac00	WTIMER3		EBI Region 0		1	202	0x40089800
0x4001a800	WTIMER2	1		8x366f6466	1	2C0	0x40089400
0x4001a400	WTIMER1	1	Bit Set	0x460f03ff		GPIO	0x40089000
0x4001a000	WTIMER0		(Peripherals / CRYPTO0)	0×46000000	/		0x40088000
0x40019c00		1		8×455f6466	/	VDAC0	0x40086400 0x40086000
0x40019800	TIMER6			0x44010400 0x440f03ff			0x40086000
0x40019400	TIMER5	(·	Bit Clear (Peripherals / CRYPTO0)		1	DAC0	0x40084000
0x40019000	TIMER4	۱ ۱	(renpherals / ettir roo)	0x44000000			0x40082800
0x40018c00	TIMER3			8x43£46666		ADC1	0x40082400
0x40018800	TIMER2	1	Bit-Band	0x43e3ffff	1	ADC0	0x40082000
0x40018800	TIMER1] \	(Peripherals / CRYPTO0 / SDI	O) _{0×42000000}		ACMP3	0x40081000
0x40018400	TIMERO			8×40146666	' '	ACMP2	0x40080c00
0x40018000) \	USB	8×48135555	1	ACMP1	0x40080800
0x40014800 0x40014400	UART1	1 \	058			ACMP0	0x40080400
0x40014400 0x40014000	UART0			8×488‡£555	'		0x40080000
0x40014000 0x40011800		1 \	SDIO	8×488f1666	1	PCNT2	0x4006ec00 0x4006e800
	USART5	1 \			1	PCNT1	0x4006e400
0x40011400 0x40011000	USART4	1		8×488f8455	1	PCNT0	0x4006e000
	USART3	1 \	CRYPTO0	8×488‡8355	/		0x4006a800
0x40010c00	USART2	1	Peripherals 1	8×48845555		LEUART1 LEUART0	0x4006a400
0x40010800	USART1		Desigh and a O			LEUARTO	0x4006a000
0x40010400	USART0	1	Peripherals 0	8×48835555	1	LETIMER1	0x40066800
0x40010000		1		8×3£££££££		LETIMERO	0x40066400
0x4000b400	EBI	1 /	SRAM (bit-band)	8x22666666	`		0×40066000
0x4000b000		1 /			Λ.	RTCC	0x40062400 0x40062000
0x40004800	CAN1			8x21656666	\ \		0x40062000
0x40004400	CAN0		RAM2 (data space)	8x28846666	`	RTC	0x40060000
0x40004000		1 /	RAM1 (data space)	8×28835555	\		0x40055400
0x40003000	LDMA				\mathbf{i}	LESENSE	0x40055000
0x40002000			RAM0 (data space)	8x28816666	Ň.	LCD	0x40054400
0x40001400	FPUEH	1 /		0x1fffffff	\		0x40054000
0x40001000		1 /	Code		Λ.	WDOG1	0x40052800
0×40000800	MSC	/		0×00000000	\ \	WDOG1 WDOG0	0x40052400
0x40000000		r			i '		0x40052000

Figure 3.3. EFM32GG11 Memory Map — Peripherals

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Max load current	I _{LOAD_MAX}	Low noise (LN) mode, Heavy Drive ² , T \leq 85 °C	_	-	200	mA
		Low noise (LN) mode, Heavy Drive ² , T > 85 °C	_	-	100	mA
		Low noise (LN) mode, Medium Drive ²	_	-	100	mA
		Low noise (LN) mode, Light Drive ²	_	-	50	mA
		Low power (LP) mode, LPCMPBIASEMxx ³ = 0	_	-	75	μA
		Low power (LP) mode, LPCMPBIASEMxx ³ = 3	_	-	10	mA
DCDC nominal output ca- pacitor ⁵	C _{DCDC}	25% tolerance	1	4.7	4.7	μF
DCDC nominal output induc- tor	L _{DCDC}	20% tolerance	4.7	4.7	4.7	μH
Resistance in Bypass mode	R _{BYP}		-	1.2	2.5	Ω

Note:

1. Due to internal dropout, the DC-DC output will never be able to reach its input voltage, V_{VREGVDD}.

- 2. Drive levels are defined by configuration of the PFETCNT and NFETCNT registers. Light Drive: PFETCNT=NFETCNT=3; Medium Drive: PFETCNT=NFETCNT=7; Heavy Drive: PFETCNT=15.
- 3. LPCMPBIASEMxx refers to either LPCMPBIASEM234H in the EMU_DCDCMISCCTRL register or LPCMPBIASEM01 in the EMU_DCDCLOEM01CFG register, depending on the energy mode.

4. LP mode controller is a hysteretic controller that maintains the output voltage within the specified limits.

5. Output voltage under/over-shoot and regulation are specified with C_{DCDC} 4.7 μF. Different settings for DCDCLNCOMPCTRL must be used if C_{DCDC} is lower than 4.7 μF. See Application Note AN0948 for details.

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Frequency accuracy	f _{HFRCO_ACC}	At production calibrated frequen- cies, across supply voltage and temperature	TBD	_	TBD	%
Start-up time	t _{HFRCO}	f _{HFRCO} ≥ 19 MHz		300		ns
		4 < f _{HFRCO} < 19 MHz		1	_	μs
		f _{HFRCO} ≤ 4 MHz	_	2.5	_	μs
Maximum DPLL lock time ¹	t _{DPLL_LOCK}	f _{REF} = 32.768 kHz, f _{HFRCO} = 39.98 MHz, N = 1219, M = 0	_	183	_	μs
Current consumption on all	I _{HFRCO}	f _{HFRCO} = 72 MHz	_	608	TBD	μA
supplies		f _{HFRCO} = 64 MHz	_	545	TBD	μA
		f _{HFRCO} = 56 MHz	_	478	TBD	μA
		f _{HFRCO} = 48 MHz	_	413	TBD	μA
		f _{HFRCO} = 38 MHz	_	341	TBD	μA
		f _{HFRCO} = 32 MHz	_	286	TBD	μA
		f _{HFRCO} = 26 MHz	—	240	TBD	μA
		f _{HFRCO} = 19 MHz	—	191	TBD	μA
		f _{HFRCO} = 16 MHz	_	164	TBD	μA
		f _{HFRCO} = 13 MHz	—	143	TBD	μA
		f _{HFRCO} = 7 MHz	_	103	TBD	μA
		f _{HFRCO} = 4 MHz	_	42	TBD	μA
		f _{HFRCO} = 2 MHz	_	33	TBD	μA
		f _{HFRCO} = 1 MHz	_	28	TBD	μA
		f _{HFRCO} = 72 MHz, DPLL enabled	_	927	TBD	μA
		f _{HFRCO} = 40 MHz, DPLL enabled	_	526	TBD	μA
		f _{HFRCO} = 32 MHz, DPLL enabled	_	419	TBD	μA
		f _{HFRCO} = 16 MHz, DPLL enabled	_	233	TBD	μA
		f _{HFRCO} = 4 MHz, DPLL enabled	_	59	TBD	μA
		f _{HFRCO} = 1 MHz, DPLL enabled		36	TBD	μA
Coarse trim step size (% of period)	SS _{HFRCO_COARS} E		_	0.8	_	%
Fine trim step size (% of pe- riod)	SS _{HFRCO_FINE}		—	0.1	—	%
Period jitter	PJ _{HFRCO}			0.2		% RMS

Table 4.15. High-Frequency RC Oscillator (HFRCO)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Supply current, continuous conversions, WARMUP- MODE=KEEPCSENWARM	ICSEN_ACTIVE	SAR or Delta Modulation conver- sions of 33 pF capacitor, CS0CG=0 (Gain = 10x), always on	_	90.5	_	μA
HFPERCLK supply current	ICSEN_HFPERCLK	Current contribution from HFPERCLK when clock to CSEN block is enabled.		2.25	_	µA/MHz

Note:

 Current is specified with a total external capacitance of 33 pF per channel. Average current is dependent on how long the module is actively sampling channels within the scan period, and scales with the number of samples acquired. Supply current for a specific application can be estimated by multiplying the current per sample by the total number of samples per period (total_current = single_sample_current * (number_of_channels * accumulation)).

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Slew rate ⁵	SR	DRIVESTRENGTH = 3, INCBW=1 ³	_	4.7	—	V/µs
		DRIVESTRENGTH = 3, INCBW=0	—	1.5	—	V/µs
		DRIVESTRENGTH = 2, INCBW=1 ³	—	1.27	—	V/µs
		DRIVESTRENGTH = 2, INCBW=0	—	0.42	—	V/µs
		DRIVESTRENGTH = 1, INCBW=1 ³	—	0.17		V/µs
		DRIVESTRENGTH = 1, INCBW=0	_	0.058	_	V/µs
		DRIVESTRENGTH = 0, INCBW=1 ³	_	0.044		V/µs
		DRIVESTRENGTH = 0, INCBW=0	_	0.015	_	V/µs
Startup time ⁶	T _{START}	DRIVESTRENGTH = 2	_	—	12	μs
Input offset voltage	V _{OSI}	DRIVESTRENGTH = 2 or 3, T = 25 °C	TBD	_	TBD	mV
		DRIVESTRENGTH = 1 or 0, T = 25 °C	TBD	_	TBD	mV
		DRIVESTRENGTH = 2 or 3, across operating temperature range	TBD	_	TBD	mV
		DRIVESTRENGTH = 1 or 0, across operating temperature range	TBD	_	TBD	mV
DC power supply rejection ratio ⁹	PSRR _{DC}	Input referred	_	70	_	dB
DC common-mode rejection ratio ⁹	CMRR _{DC}	Input referred	_	70	_	dB
Total harmonic distortion	THD _{OPA}	DRIVESTRENGTH = 2, 3x Gain connection, 1 kHz, V_{OUT} = 0.1 V to V_{OPA} - 0.1 V	_	90	_	dB
		DRIVESTRENGTH = 0, 3x Gain connection, 0.1 kHz, V_{OUT} = 0.1 V to V_{OPA} - 0.1 V	_	90	_	dB

SDIO HS Mode Timing

Timing is specified for route location 0 at 3.0 V IOVDD with voltage scaling disabled. Slew rate for SD_CLK set to 7, all other GPIO set to 6, DRIVESTRENGTH = STRONG for all pins. SDIO_CTRL_TXDLYMUXSEL = 0. Loading between 5 and 10 pF on all pins or between 10 and 20 pF on all pins.

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Clock frequency during data transfer	F _{SD_CLK}	Using HFRCO, AUXHFRCO, or USHFRCO	_	_	45	MHz
		Using HFXO	_	_	TBD	MHz
Clock low time	t _{WL}	Using HFRCO, AUXHFRCO, or USHFRCO	10.0		_	ns
		Using HFXO	TBD	_	_	ns
Clock high time	t _{WH}	Using HFRCO, AUXHFRCO, or USHFRCO	10.0		_	ns
		Using HFXO	TBD	—	_	ns
Clock rise time	t _R		1.69	3.23	_	ns
Clock fall time	t _F		1.42	2.79	_	ns
Input setup time, CMD, DAT[0:3] valid to SD_CLK	t _{ISU}		6	_	_	ns
Input hold time, SD_CLK to CMD, DAT[0:3] change	t _{IH}		2.5	_	_	ns
Output delay time, SD_CLK to CMD, DAT[0:3] valid	t _{ODLY}		0	_	13	ns
Output hold time, SD_CLK to CMD, DAT[0:3] change	t _{OH}		2	_	_	ns

Table 4.47. SDIO HS Mode Timing (Location 0)




Figure 4.17. SDIO MMC SDR Mode Timing




Figure 4.19. SDIO MMC DDR Mode Timing

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
PB2	M2	GPIO	PB3	M3	GPIO
PC6	M14	GPIO	VREGVSS	M15 N16	Voltage regulator VSS
VREGSW	M16	DCDC regulator switching node	PB4	N1	GPIO
PB5	N2	GPIO	PB6	N3	GPIO
PD5	N14	GPIO	PD4	N15	GPIO
PC0	P1	GPIO (5V)	PC1	P2	GPIO (5V)
PC2	P3	GPIO (5V)	PA8	P4	GPIO
PA11	P5	GPIO	PA13	P6	GPIO (5V)
PB9	P7	GPIO (5V)	PB12	P8	GPIO
PH2	P9	GPIO (5V)	PH5	P10	GPIO
PH8	P11	GPIO (5V)	PH11	P12	GPIO (5V)
PH13	P13	GPIO (5V)	PD0	P14	GPIO (5V)
PD3	P15	GPIO	PD8	P16	GPIO
PB7	R1	GPIO	PC3	R2	GPIO (5V)
PC5	R3	GPIO	PA9	R4	GPIO
BODEN	R5	Brown-Out Detector Enable. This pin may be left disconnected or tied to AVDD.	RESETn	R6	Reset input, active low. To apply an ex- ternal reset source to this pin, it is re- quired to only drive this pin low during reset, and let the internal pull-up ensure that reset is released.
PB10	R7	GPIO (5V)	PH0	R8	GPIO (5V)
PH3	R9	GPIO (5V)	PH6	R10	GPIO
PH9	R11	GPIO (5V)	PH12	R12	GPIO (5V)
PH14	R13	GPIO (5V)	PH15	R14	GPIO (5V)
PD2	R15	GPIO (5V)	PD7	R16	GPIO
PB8	T1	GPIO	PC4	T2	GPIO
PA7	Т3	GPIO	PA10	T4	GPIO
PA12	T5	GPIO (5V)	PA14	Т6	GPIO
PB11	T7	GPIO	PH1	Т8	GPIO (5V)
PH4	Т9	GPIO	PH7	T10	GPIO (5V)
PH10	T11	GPIO (5V)	PB13	T12	GPIO
PB14	T13	GPIO	AVDD	T14	Analog power supply.
PD1	T15	GPIO	PD6	T16	GPIO

Note:

1. GPIO with 5V tolerance are indicated by (5V).

2. The pins PD13, PD14, and PD15 will not be 5V tolerant on all future devices. In order to preserve upgrade options with full hardware compatibility, do not use these pins with 5V domains.




Figure 5.8. EFM32GG11B8xx in QFP100 Device Pinout

The following table provides package pin connections and general descriptions of pin functionality. For detailed information on the supported features for each GPIO pin, see 5.20 GPIO Functionality Table or 5.21 Alternate Functionality Overview.

Table 5.8.	EFM32GG11B8xx in QFP100 Device Pinout
------------	---------------------------------------

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
PA0	1	GPIO	PA1	2	GPIO
PA2	3	GPIO	PA3	4	GPIO
PA4	5	GPIO	PA5	6	GPIO
PA6	7	GPIO	IOVDD0	8 17 31 44 82	Digital IO power supply 0.
PB0	9	GPIO	PB1	10	GPIO




Figure 5.12. EFM32GG11B8xx in QFP64 Device Pinout

The following table provides package pin connections and general descriptions of pin functionality. For detailed information on the supported features for each GPIO pin, see 5.20 GPIO Functionality Table or 5.21 Alternate Functionality Overview.

Table 5.12. EFM32GG11B8xx in QFP64 Device Pinou	Table 5.12.	2GG11B8xx in QFP64 Device Pinout
---	-------------	----------------------------------

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
PA0	1	GPIO	PA1	2	GPIO
PA2	3	GPIO	PA3	4	GPIO
PA4	5	GPIO	PA5	6	GPIO
IOVDD0	7 27 55	Digital IO power supply 0.	VSS	8 23 56	Ground
PB3	9	GPIO	PB4	10	GPIO
PB5	11	GPIO	PB6	12	GPIO




Figure 5.14. EFM32GG11B4xx in QFP64 Device Pinout

The following table provides package pin connections and general descriptions of pin functionality. For detailed information on the supported features for each GPIO pin, see 5.20 GPIO Functionality Table or 5.21 Alternate Functionality Overview.

Table 5.14. EFM32GG11B4xx in QFP64 Device Pinout
--

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
PA0	1	GPIO	PA1	2	GPIO
PA2	3	GPIO	PA3	4	GPIO
PA4	5	GPIO	PA5	6	GPIO
IOVDD0	7 26 55	Digital IO power supply 0.	VSS	8 22 56	Ground
PB3	9	GPIO	PB4	10	GPIO
PB5	11	GPIO	PB6	12	GPIO

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description	
PC4	13	GPIO	PC5	14	GPIO	
PB7	15	GPIO	PB8	16	GPIO	
PA12	17	GPIO (5V)	PA13	18	GPIO (5V)	
PA14	19	GPIO	RESETn	20	Reset input, active low. To apply an ex- ternal reset source to this pin, it is re- quired to only drive this pin low during reset, and let the internal pull-up ensure that reset is released.	
PB11	21	GPIO	AVDD	23 27	Analog power supply.	
PB13	24	GPIO	PB14	25	GPIO	
PD0	28	GPIO (5V)	PD1	29	GPIO	
PD2	30	GPIO (5V)	PD3	31	GPIO	
PD4	32	GPIO	PD5	33	GPIO	
PD6	34	GPIO	PD7	35	GPIO	
PD8	36	GPIO	PC6	37	GPIO	
PC7	38	GPIO	DVDD	39	Digital power supply.	
DECOUPLE	40	Decouple output for on-chip voltage regulator. An external decoupling capacitor is required at this pin.	PE4	41	GPIO	
PE5	42	GPIO	PE6	43	GPIO	
PE7	44	GPIO	VREGI	45	Input to 5 V regulator.	
VREGO	46	Decoupling for 5 V regulator and regu- lator output. Power for USB PHY in USB-enabled OPNs	PF10	47	GPIO (5V)	
PF11	48	GPIO (5V)	PF0	49	GPIO (5V)	
PF1	50	GPIO (5V)	PF2	51	GPIO	
VBUS	52	USB VBUS signal and auxiliary input to 5 V regulator.	PF12	53	GPIO	
PF5	54	GPIO	PE8	57	GPIO	
PE9	58	GPIO	PE10	59	GPIO	
PE11	60	GPIO	PE12	61	GPIO	
PE13	62	GPIO	PE14	63	GPIO	
PE15	64	GPIO				

1. GPIO with 5V tolerance are indicated by (5V).

Alternate	LOCA	TION	
Functionality	0 - 3	4 - 7	Description
ETH_MDIO	0: PB3 1: PD13 2: PC0 3: PA15		Ethernet Management Data I/O.
ETH_MIICOL	0: PB2 1: PG15 2: PB4		Ethernet MII Collision Detect.
ETH_MIICRS	0: PB1 1: PG14 2: PB3		Ethernet MII Carrier Sense.
ETH_MIIRXCLK	0: PA15 1: PG7 2: PD12		Ethernet MII Receive Clock.
ETH_MIIRXD0	0: PE12 1: PG11 2: PF9		Ethernet MII Receive Data Bit 0.
ETH_MIIRXD1	0: PE13 1: PG10 2: PD9		Ethernet MII Receive Data Bit 1.
ETH_MIIRXD2	0: PE14 1: PG9 2: PD10		Ethernet MII Receive Data Bit 2.
ETH_MIIRXD3	0: PE15 1: PG8 2: PD11		Ethernet MII Receive Data Bit 3.
ETH_MIIRXDV	0: PE11 1: PG12 2: PF8		Ethernet MII Receive Data Valid.
ETH_MIIRXER	0: PE10 1: PG13 2: PF7		Ethernet MII Receive Error.
ETH_MIITXCLK	0: PA0 1: PG0		Ethernet MII Transmit Clock.
ETH_MIITXD0	0: PA4 1: PG4		Ethernet MII Transmit Data Bit 0.
ETH_MIITXD1	0: PA3 1: PG3		Ethernet MII Transmit Data Bit 1.

Alternate LOCATION		ATION			
Functionality	0 - 3	4 - 7	Description		
LES_CH11	0: PC11		LESENSE channel 11.		
LES_CH12	0: PC12		LESENSE channel 12.		
LES_CH13	0: PC13		LESENSE channel 13.		
LES_CH14	0: PC14		LESENSE channel 14.		
LES_CH15	0: PC15		LESENSE channel 15.		
LETIM0_OUT0	0: PD6 1: PB11 2: PF0 3: PC4	4: PE12 5: PC14 6: PA8 7: PB9	Low Energy Timer LETIM0, output channel 0.		
LETIM0_OUT1	0: PD7 1: PB12 2: PF1 3: PC5	4: PE13 5: PC15 6: PA9 7: PB10	Low Energy Timer LETIM0, output channel 1.		
LETIM1_OUT0	0: PA7 1: PA11 2: PA12 3: PC2	4: PB5 5: PB2 6: PG0 7: PG2	Low Energy Timer LETIM1, output channel 0.		
LETIM1_OUT1	0: PA6 1: PA13 2: PA14 3: PC3	4: PB6 5: PB1 6: PG1 7: PG3	Low Energy Timer LETIM1, output channel 1.		
LEU0_RX	0: PD5 1: PB14 2: PE15 3: PF1	4: PA0 5: PC15	LEUART0 Receive input.		
LEU0_TX	0: PD4 1: PB13 2: PE14 3: PF0	4: PF2 5: PC14	LEUART0 Transmit output. Also used as receive input in half duplex communication.		
LEU1_RX	0: PC7 1: PA6 2: PD3 3: PB1	4: PB5 5: PH1	LEUART1 Receive input.		
LEU1_TX	0: PC6 1: PA5 2: PD2 3: PB0	4: PB4 5: PH0	LEUART1 Transmit output. Also used as receive input in half duplex communication.		

Alternate Functionality	Location	Priority
US2_CLK	4: PF8 5: PF2	High Speed High Speed
US2_CS	4: PF9 5: PF5	High Speed High Speed
US2_RX	4: PF7 5: PF1	High Speed High Speed
US2_TX	4: PF6 5: PF0	High Speed High Speed

Dimension	Min	Тур	Мах			
A	0.77	0.83 0.89				
A1	0.13 0.18 0.23					
A3	0.16	0.20	0.24			
A2		0.45 REF				
D	7.00 BSC					
е	0.40 BSC					
E	7.00 BSC					
D1	6.00 BSC					
E1	6.00 BSC					
b	0.20 0.25 0.30					
ааа	0.10					
bbb	0.10					
ddd	0.08					
eee	0.15					
fff	0.05					
Noto						

Table 6.1. BGA192 Package Dimensions

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

Table 7.2. BGA152 PCB Land Pattern Dimensions

Min	Nom	Мах		
0.20				
6.50				
6.50				
	0.5			
	0.5			
	Min	0.20 6.50 6.50 0.5		

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.

3. This Land Pattern Design is based on the IPC-7351 guidelines.

4. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μm minimum, all the way around the pad.

5. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.

6. The stencil thickness should be 0.125 mm (5 mils).

7. The ratio of stencil aperture to land pad size should be 1:1.

8. A No-Clean, Type-3 solder paste is recommended.

9. The recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

8.2 BGA120 PCB Land Pattern




Figure 8.2. BGA120 PCB Land Pattern Drawing

10. TQFP100 Package Specifications

10.1 TQFP100 Package Dimensions

