What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "Embedded - Microcontrollers"

Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	16MHz
Connectivity	EBI/EMI, I²C, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	40
Program Memory Size	-
Program Memory Type	ROMless
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	68-LCC (J-Lead)
Supplier Device Package	68-PLCC (24.18x24.18)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/p80c552eba-08-518

Single-chip 8-bit microcontroller with 10-bit A/D, capture/compare timer, high-speed outputs, PWM

80C552/83C552

DESCRIPTION

The 80C552/83C552 (hereafter generically referred to as 8XC552) Single-Chip 8-Bit Microcontroller is manufactured in an advanced CMOS process and is a derivative of the 80C51 microcontroller family. The 8XC552 has the same instruction set as the 80C51. Three versions of the derivative exist:

- 83C552—8 kbytes mask programmable ROM

- 80C552—ROMless version of the 83C552

- 87C552—8 kbytes EPROM (described in a separate chapter)

The 8XC552 contains a non-volatile 8k × 8 read-only program memory (83C552), a volatile 256 × 8 read/write data memory, five 8-bit I/O ports, one 8-bit input port, two 16-bit timer/event counters (identical to the timers of the 80C51), an additional 16-bit timer coupled to capture and compare latches, a 15-source, two-priority-level, nested interrupt structure, an 8-input ADC, a dual DAC pulse width modulated interface, two serial interfaces (UART and I2C-bus), a "watchdog" timer and on-chip oscillator and timing circuits. For systems that require extra capability, the 8XC552 can be expanded using standard TTL compatible memories and logic.

In addition, the 8XC552 has two software selectable modes of power reduction—idle mode and power-down mode. The idle mode freezes the CPU while allowing the RAM, timers, serial ports, and interrupt system to continue functioning. The power-down mode saves the RAM contents but freezes the oscillator, causing all other chip functions to be inoperative.

The device also functions as an arithmetic processor having facilities for both binary and BCD arithmetic plus bit-handling capabilities. The instruction set consists of over 100 instructions: 49 one-byte, 45 two-byte, and 17 three-byte. With a 16 MHz (24 MHz) crystal, 58% of the instructions are executed in 0.75 μs (0.5 μs) and 40% in 1.5 μs (1 μs). Multiply and divide instructions require 3 μs (2 μs).

FEATURES

- 80C51 central processing unit

- 8k × 8 ROM expandable externally to 64 kbytes

- ROM code protection

- An additional 16-bit timer/counter coupled to four capture registers and three compare registers

- Two standard 16-bit timer/counters

- 256 × 8 RAM, expandable externally to 64 kbytes

- Capable of producing eight synchronized, timed outputs

- A 10-bit ADC with eight multiplexed analog inputs

- Two 8-bit resolution, pulse width modulation outputs

- Five 8-bit I/O ports plus one 8-bit input port shared with analog inputs

- I2C-bus serial I/O port with byte oriented master and slave functions

- Full-duplex UART compatible with the standard 80C51

- On-chip watchdog timer

- Three speed ranges:
  - 3.5 to 16 MHz
  - 3.5 to 24 MHz (ROM, ROMless only)

- Three operating ambient temperature ranges:
  - P83C552xBx: 0 °C to +70 °C
  - P83C552xFx: –40 °C to +85 °C
    (XTAL frequency max. 24 MHz)
  - P83C552xHx: –40 °C to +125 °C
   (XTAL frequency max. 16 MHz)

LOGIC SYMBOL

SU01691

PIN CONFIGURATIONS

Plastic Leaded Chip Carrier

Top pins (left to right): P4.2/CMSR2 (9), P4.1/CMSR1 (8), P4.0/CMSR0 (7), $\overline{EW}$ (6), $\overline{PWM1}$ (5), PWM0 (4), STADC (3), V_{DD} (2), P5.0/ADC0 (1), P5.1/ADC1 (68), P5.2/ADC2 (67), P5.3/ADC3 (66), P5.4/ADC4 (65), P5.5/ADC5 (64), P5.6/ADC6 (63), P5.7/ADC7 (62), AV_{DD} (61)

Left pins (top to bottom):
- P4.3/CMSR3 [10]
- P4.4/CMSR4 [11]
- P4.5/CMSR5 [12]
- P4.6/CMT0 [13]
- P4.7/CMT1 [14]
- RST [15]
- P1.0/CT0I [16]
- P1.1/CT1I [17]
- P1.2/CT2I [18]
- P1.3/CT3I [19]
- P1.4/T2 [20]
- P1.5/RT2 [21]
- P1.6/SCL [22]
- P1.7/SDA [23]
- P3.0/RxD [24]
- P3.1/TxD [25]
- P3.2/$\overline{INT0}$ [26]

Right pins (top to bottom):
- [60] AV_{SS}
- [59] AV_{REF+}
- [58] AV_{REF-}
- [57] P0.0/AD0
- [56] P0.1/AD1
- [55] P0.2/AD2
- [54] P0.3/AD3
- [53] P0.4/AD4
- [52] P0.5/AD5
- [51] P0.6/AD6
- [50] P0.7/AD7
- [49] $\overline{EA}$
- [48] ALE
- [47] $\overline{PSEN}$
- [46] P2.7/A15
- [45] P2.6/A14
- [44] P2.5/A13

PLASTIC LEADED CHIP CARRIER

Bottom pins (left to right): P3.3/$\overline{INT1}$ (27), P3.4/T0 (28), P3.5/T1 (29), P3.6/$\overline{WR}$ (30), P3.7/$\overline{RD}$ (31), NC* (32), NC* (33), XTAL2 (34), XTAL1 (35), V_{SS} (36), V_{SS} (37), NC* (38), P2.0/A08 (39), P2.1/A09 (40), P2.2/A10 (41), P2.3/A11 (42), P2.4/A12 (43)

SU00932

* Do not connect.

Plastic Quad Flat Pack

Top pins (left to right, 80–65):
P4.0/SMSR0 (80), NC* (79), NC* (78), EW̄ (77), P̄WM1 (76), P̄WM0 (75), STADC (74), IC (73), V_DD (72), P5.0/ADC0 (71), P5.1/ADC1 (70), P5.2/ADC2 (69), P5.3/ADC3 (68), P5.4/ADC4 (67), P5.5/ADC5 (66), P5.6/ADC6 (65)

Left pins (1–24):
P4.1/CMSR1 (1), P4.2/CMSR2 (2), NC* (3), P4.3/CMSR3 (4), P4.4/CMSR4 (5), P4.5/CMSR5 (6), P4.6/CMT0 (7), P4.7/CMT1 (8), RST (9), P1.0/CT0I (10), P1.1/CT1I (11), P1.2/CT2I (12), P1.3/CT3I (13), P1.4/T2 (14), P1.5/RT2 (15), P1.6/SCL (16), P1.7/SDA (17), P3.0/RxD (18), P3.1/TxD (19), P3.2/I̅N̅T̅0̅ (20), NC* (21), NC* (22), P3.3/I̅N̅T̅1̅ (23), PP3.4/T0 (24)

Right pins (64–41):
P5.7/ADC7 (64), AV_DD (63), NC* (62), AV_SS (61), AV_REF+ (60), AV_REF− (59), P0.0/AD0 (58), P0.1/AD1 (57), P0.2/AD2 (56), P0.3/AD3 (55), P0.4/AD4 (54), P0.5/AD5 (53), P0.6/AD6 (52), P0.7/AD7 (51), E̅A̅ (50), ALE (49), P̄S̄Ē̄N̄ (48), P2.7/A15 (47), P2.6/A14 (46), P2.5/A13 (45), NC* (44), NC* (43), P2.4/A12 (42), P2.3/A11 (41)

Bottom pins (25–40):
P3.5/T1 (25), P3.6/W̄R̄ (26), P3.7/R̄D̄ (27), NC* (28), NC* (29), NC* (30), XTAL2 (31), XTAL1 (32), IC (33), V_SS (34), V_SS (35), V_SS (36), NC* (37), P2.0/A08 (38), P2.1/A09 (39), P2.2/A10 (40)

PLASTIC QUAD FLAT PACK

SU00931

* Do not connect.
IC = Internally connected (do not use).

BLOCK DIAGRAM

SU01692

ORDERING INFORMATION

PHILIPS PART ORDER NUMBER PART MARKING		DRAWING NUMBER	TEMPERATURE (°C) AND PACKAGE	FREQ (MHz)
ROMless	ROM[1]			
P80C552EBA	P83C552EBA/xxx	SOT188-2	0 to +70, Plastic Leaded Chip Carrier	16
P80C552EBB	P83C552EBB/xxx	SOT318-2	0 to +70, Plastic Quad Flat Pack	16
P80C552EFA	P83C552EFA/xxx	SOT188-2	−40 to +85, Plastic Leaded Chip Carrier	16
P80C552EFB	P83C552EFB/xxx	SOT318-2	−40 to +85, Plastic Quad Flat Pack	16
P80C552EHA	P83C552EHA/xxx	SOT188-2	−40 to +125, Plastic Leaded Chip Carrier	16
P80C552EHB	P83C552EHB/xxx	SOT318-2	−40 to +125, Plastic Quad Flat Pack	16
P80C552IBA	P83C552IBA/xxx	SOT188-2	0 to +70, Plastic Leaded Chip Carrier	24
P80C552IBB	P83C552IBB/xxx	SOT318-2	0 to +70, Plastic Quad Flat Pack	24
P80C552IFA	P83C552IFA/xxx	SOT188-2	−40 to +85, Plastic Leaded Chip Carrier	24
P80C552IFB	P83C552IFB/xxx	SOT318-2	−40 to +85, Plastic Quad Flat Pack	24

NOTE:
1. xxx denotes the ROM code number.
2. For EPROM device specification, refer to *87C552* datasheet.

PIN DESCRIPTION

MNEMONIC	PIN NO.		TYPE	NAME AND FUNCTION
	PLCC	QFP		
V_{DD}	2	72	I	**Digital Power Supply:** +5 V power supply pin during normal operation, idle and power-down mode.
STADC	3	74	I	**Start ADC Operation:** Input starting analog to digital conversion (ADC operation can also be started by software). This pin must not float.
$\overline{PWM0}$	4	75	O	**Pulse Width Modulation:** Output 0.
$\overline{PWM1}$	5	76	O	**Pulse Width Modulation:** Output 1.
$\overline{EW}$	6	77	I	**Enable Watchdog Timer:** Enable for T3 watchdog timer and disable power-down mode. This pin must not float.
P0.0-P0.7	57-50	58-51	I/O	**Port 0:** Port 0 is an 8-bit open-drain bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application it uses strong internal pull-ups when emitting 1s.
P1.0-P1.7	16-23	10-17	I/O	**Port 1:** 8-bit I/O port. Alternate functions include:
	16-21	10-15	I/O	**(P1.0-P1.5):** Quasi-bidirectional port pins.
	22-23	16-17	I/O	**(P1.6, P1.7):** Open drain port pins.
	16-19	10-13	I	**CT0I-CT3I (P1.0-P1.3):** Capture timer input signals for timer T2.
	20	14	I	**T2 (P1.4):** T2 event input.
	21	15	I	**RT2 (P1.5):** T2 timer reset signal. Rising edge triggered.
	22	16	I/O	**SCL (P1.6):** Serial port clock line I^{2}C-bus.
	23	17	I/O	**SDA (P1.7):** Serial port data line I^{2}C-bus.
				Port 1 is also used to input the lower order address byte during EPROM programming and verification. A0 is on P1.0, etc.
P2.0-P2.7	39-46	38-42, 45-47	I/O	**Port 2:** 8-bit quasi-bidirectional I/O port. Alternate function: High-order address byte for external memory (A08-A15).
P3.0-P3.7	24-31	18-20, 23-27	I/O	**Port 3:** 8-bit quasi-bidirectional I/O port. Alternate functions include:
	24	18		**RxD(P3.0):** Serial input port.
	25	19		**TxD (P3.1):** Serial output port.
	26	20		**$\overline{INT0}$ (P3.2):** External interrupt.
	27	23		**$\overline{INT1}$ (P3.3):** External interrupt.
	28	24		**T0 (P3.4):** Timer 0 external input.
	29	25		**T1 (P3.5):** Timer 1 external input.
	30	26		**$\overline{WR}$ (P3.6):** External data memory write strobe.
	31	27		**$\overline{RD}$ (P3.7):** External data memory read strobe.
P4.0-P4.7	7-14	80, 1-2 4-8	I/O	**Port 4:** 8-bit quasi-bidirectional I/O port. Alternate functions include:
	7-12	80, 1-2 4-6	O	**CMSR0-CMSR5 (P4.0-P4.5):** Timer T2 compare and set/reset outputs on a match with timer T2.
	13, 14	7, 8	O	**CMT0, CMT1 (P4.6, P4.7):** Timer T2 compare and toggle outputs on a match with timer T2.
P5.0-P5.7	68-62, 1	71-64, 1	I	**Port 5:** 8-bit input port. **ADC0-ADC7 (P5.0-P5.7):** Alternate function: Eight input channels to ADC.
RST	15	9	I/O	**Reset:** Input to reset the 8XC552. It also provides a reset pulse as output when timer T3 overflows.
XTAL1	35	32	I	**Crystal Input 1:** Input to the inverting amplifier that forms the oscillator, and input to the internal clock generator. Receives the external clock signal when an external oscillator is used.
XTAL2	34	31	O	**Crystal Input 2:** Output of the inverting amplifier that forms the oscillator. Left open-circuit when an external clock is used.

PIN DESCRIPTION (Continued)

MNEMONIC	PIN NO.		TYPE	NAME AND FUNCTION
	PLCC	QFP		
V_{SS}	36, 37	34-36	I	**Two Digital ground pins.**
$\overline{PSEN}$	47	48	O	**Program Store Enable:** Active-low read strobe to external program memory.
ALE	48	49	O	**Address Latch Enable:** Latches the low byte of the address during accesses to external memory. It is activated every six oscillator periods. During an external data memory access, one ALE pulse is skipped. ALE can drive up to eight LS TTL inputs and handles CMOS inputs without an external pull-up.
$\overline{EA}$	49	50	I	**External Access:** When $\overline{EA}$ is held at TTL level high, the CPU executes out of the internal program ROM provided the program counter is less than 8192. When $\overline{EA}$ is held at TTL low level, the CPU executes out of external program memory. $\overline{EA}$ is not allowed to float.
AV_{REF-}	58	59	I	**Analog to Digital Conversion Reference Resistor:** Low-end.
AV_{REF+}	59	60	I	**Analog to Digital Conversion Reference Resistor:** High-end.
AV_{SS}	60	61	I	**Analog Ground**
AV_{DD}	61	63	I	**Analog Power Supply**

NOTE:
1. To avoid "latch-up" effect at power-on, the voltage on any pin at any time must not be higher or lower than $V_{DD} + 0.5$ V or $V_{SS} - 0.5$ V, respectively.

OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator, as shown in the logic symbol, page 2.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

RESET

A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running. To insure a good power-on reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles. At power-on, the voltage on V_{DD} and RST must come up at the same time for a proper start-up.

IDLE MODE

In the idle mode, the CPU puts itself to sleep while some of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt

service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

POWER-DOWN MODE

In the power-down mode, the oscillator is stopped and the instruction to invoke power-down is the last instruction executed. Only the contents of the on-chip RAM are preserved. A hardware reset is the only way to terminate the power-down mode. The control bits for the reduced power modes are in the special function register PCON. Table 1 shows the state of the I/O ports during low current operating modes.

ROM CODE PROTECTION (83C552)

The 83C552 has an additional security feature. ROM code protection may be selected by setting a mask–programmable security bit (i.e., user dependent). This feature may be requested during ROM code submission. When selected, the ROM code is protected and cannot be read out at any time by any test mode or by any instruction in the external program memory space.

The MOVC instructions are the only instructions that have access to program code in the internal or external program memory. The $\overline{EA}$ input is latched during RESET and is "don't care" after RESET (also if the security bit is not set). This implementation prevents reading internal program code by switching from external program memory to internal program memory during a MOVC instruction or any other instruction that uses immediate data.

Table 1. External Pin Status During Idle and Power-Down Modes

MODE	PROGRAM MEMORY	ALE	$\overline{PSEN}$	PORT 0	PORT 1	PORT 2	PORT 3	PORT 4	PWM0/ PWM1
Idle	Internal	1	1	Data	Data	Data	Data	Data	1
Idle	External	1	1	Float	Data	Address	Data	Data	1
Power-down	Internal	0	0	Data	Data	Data	Data	Data	1
Power-down	External	0	0	Float	Data	Data	Data	Data	1

Serial Control Register (S1CON) – See Table 2

S1CON (D8H)	CR2	ENS1	STA	STO	SI	AA	CR1	CR0

Bits CR0, CR1 and CR2 determine the serial clock frequency that is generated in the master mode of operation.

Table 2. Serial Clock Rates

CR2	CR1	CR0	BIT FREQUENCY (kHz) AT f_{OSC}				f_{OSC} DIVIDED BY
			6 MHZ	12 MHz	16 MHz	24 MHz[2]	
0	0	0	23	47	62.5	94	256
0	0	1	27	54	71	107 [1]	224
0	1	0	31	63	83.3	125 [1]	192
0	1	1	37	75	100	150 [1]	160
1	0	0	6.25	12.5	17	25	960
1	0	1	50	100	133 [1]	200 [1]	120
1	1	0	100	200	267 [1]	400 [1]	60
1	1	1	0.24 < 62.5	0.49 < 62.5	0.65 < 55.6	0.98 < 50.0	$96 \times (256 -$ (reload value Timer 1))
			0 < 255	0 < 254	0 < 253	0 <251	reload value Timer 1 in Mode 2.

NOTES:
1. These frequencies exceed the upper limit of 100kHz of the I^2C-bus specification and cannot be used in an I^2C-bus application.
2. At f_{OSC} = 24 MHz the maximum I^2C bus rate of 100kHz cannot be realized due to the fixed divider rates.

ABSOLUTE MAXIMUM RATINGS[1, 2, 3]

PARAMETER	RATING	UNIT
Storage temperature range	−65 to +150	°C
Voltage on any other pin to V_{SS}	−0.5 to +6.5	V
Input, output DC current on any single I/O pin	5.0	mA
Power dissipation (based on package heat transfer limitations, not device power consumption)	1.0	W

NOTES:
1. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.
2. This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima.
3. Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise noted.

DEVICE SPECIFICATIONS

TYPE	SUPPLY VOLTAGE (V)		FREQUENCY (MHz)		TEMPERATURE RANGE (°C)
	MIN	MAX	MIN	MAX	
P83(0)C552EBx	4.5	5.5	3.5	16	0 to +70
P83(0)C552EFx	4.5	5.5	3.5	16	−40 to +85
P83(0)C552EHx	4.5	5.5	3.5	16	−40 to +125
P83(0)C552IBx	4.5	5.5	3.5	24	0 to +70
P83(0)C552IFx	4.5	5.5	3.5	24	−40 to +85

DC ELECTRICAL CHARACTERISTICS

V_{SS}, AV_{SS} = 0 V; V_{DD}, AV_{DD} = 5 V $\pm$ 10%

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS MIN	LIMITS MAX	UNIT
I_{DD}	Supply current operating: P83(0)C552EBx P83(0)C552EFx P83(0)C552EHx P83(0)C552IBx P83(0)C552IFx	See notes 1 and 2 f_{OSC} = 16 MHz f_{OSC} = 16 MHz f_{OSC} = 16 MHz f_{OSC} = 24 MHz f_{OSC} = 24 MHz		45 45 40 55 55	mA mA mA mA mA
I_{ID}	Idle mode: P83(0)C552EBx P83(0)C552EFx P83(0)C552EHx P83(0)C552IBx P83(0)C552IFx	See notes 1 and 3 f_{OSC} = 16 MHz f_{OSC} = 16 MHz f_{OSC} = 16 MHz f_{OSC} = 24 MHz f_{OSC} = 24 MHz		10 10 9 12.5 12.5	mA mA mA mA mA
I_{PD}	Power-down current: P83(0)C552xBx P83(0)C552xFx P83(0)C552xHx	See notes 1 and 4; 2 V < V_{PD} < V_{DD} max		50 50 150	µA µA µA
Inputs					
V_{IL}	Input low voltage, except $\overline{EA}$, P1.6, P1.7		−0.5	$0.2V_{DD}$−0.1	V
V_{IL1}	Input low voltage to $\overline{EA}$		−0.5	$0.2V_{DD}$−0.3	V
V_{IL2}	Input low voltage to P1.6/SCL, P1.7/SDA[5]		−0.5	$0.3V_{DD}$	V
V_{IH}	Input high voltage, except XTAL1, RST, P1.6/SCL, P1.7/SDA		$0.2V_{DD}$+0.9	V_{DD}+0.5	V
V_{IH1}	Input high voltage, XTAL1, RST		$0.7V_{DD}$	V_{DD}+0.5	V
V_{IH2}	Input high voltage, P1.6/SCL, P1.7/SDA[5]		$0.7V_{DD}$	6.0	V
I_{IL}	Logical 0 input current, ports 1, 2, 3, 4, except P1.6, P1.7	V_{IN} = 0.45 V		−50	µA
I_{TL}	Logical 1-to-0 transition current, ports 1, 2, 3, 4, except P1.6, P1.7	See note 6		−650	µA
$\pm I_{IL1}$	Input leakage current, port 0, $\overline{EA}$, STADC, $\overline{EW}$	0.45 V < V_I < V_{DD}		10	µA
$\pm I_{IL2}$	Input leakage current, P1.6/SCL, P1.7/SDA	0 V < V_I < 6 V 0 V < V_{DD} < 5.5 V		10	µA
$\pm I_{IL3}$	Input leakage current, port 5	0.45 V < V_I < V_{DD}		1	µA
Outputs					
V_{OL}	Output low voltage, ports 1, 2, 3, 4, except P1.6, P1.7	I_{OL} = 1.6mA[7]		0.45	V
V_{OL1}	Output low voltage, port 0, ALE, $\overline{PSEN}$, $\overline{PWM0}$, $\overline{PWM1}$	I_{OL} = 3.2mA[7]		0.45	V
V_{OL2}	Output low voltage, P1.6/SCL, P1.7/SDA	I_{OL} = 3.0mA[7]		0.4	V
V_{OH}	Output high voltage, ports 1, 2, 3, 4, except P1.6/SCL, P1.7/SDA	$-I_{OH}$ = 60µA $-I_{OH}$ = 25µA $-I_{OH}$ = 10µA	2.4 $0.75V_{DD}$ $0.9V_{DD}$		V V V
V_{OH1}	Output high voltage (port 0 in external bus mode, ALE, $\overline{PSEN}$, $\overline{PWM0}$, $\overline{PWM1}$)[8]	$-I_{OH}$ = 400µA $-I_{OH}$ = 150µA $-I_{OH}$ = 40µA	2.4 $0.75V_{DD}$ $0.9V_{DD}$		V V V
V_{OH2}	Output high voltage (RST)	$-I_{OH}$ = 400µA $-I_{OH}$ = 120µA	2.4 $0.8V_{DD}$		V V
R_{RST}	Internal reset pull-down resistor		50	150	kΩ
C_{IO}	Pin capacitance	Test freq = 1 MHz, T_{amb} = 25 °C		10	pF

Single-chip 8-bit microcontroller with 10-bit A/D, capture/compare timer, high-speed outputs, PWM

80C552/83C552

DC ELECTRICAL CHARACTERISTICS (Continued)

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS MIN	LIMITS MAX	UNIT
Analog Inputs					
AI_{DD}	Analog supply current: operating: (16 MHz) Analog supply current: operating: (24 MHz)	Port 5 = 0 to AV_{DD} Port 5 = 0 to AV_{DD}		1.2 1.0	mA mA
AI_{ID}	Idle mode: P83(0)C552EBx P83(0)C552EFx P83(0)C552EHx P83(0)C552IBx P83(0)C552IFx			50 50 100 50 50	µA µA µA µA µA
AI_{PD}	Power-down mode: P83(0)C552xBx P83(0)C552xFx P83(0)C552xHx	$2\,V < AV_{PD} < AV_{DD}$ max		 50 50 100	 µA µA µA
AV_{IN}	Analog input voltage		$AV_{SS}{-}0.2$	$AV_{DD}{+}0.2$	V
AV_{REF}	Reference voltage: AV_{REF-} AV_{REF+}		$AV_{SS}{-}0.2$	 $AV_{DD}{+}0.2$	 V V
R_{REF}	Resistance between AV_{REF+} and AV_{REF-}		10	50	kΩ
C_{IA}	Analog input capacitance			15	pF
t_{ADS}	Sampling time			$8t_{CY}$	µs
t_{ADC}	Conversion time (including sampling time)			$50t_{CY}$	µs
DL_e	Differential non-linearity[10, 11, 12]			±1	LSB
IL_e	Integral non-linearity[10, 13]			±2	LSB
OS_e	Offset error[10, 14]			±2	LSB
G_e	Gain error[10, 15]			±0.4	%
A_e	Absolute voltage error[10, 16]			±3	LSB
M_{CTC}	Channel to channel matching			±1	LSB
C_t	Crosstalk between inputs of port 5[17]	0–100kHz		−60	dB

NOTES FOR DC ELECTRICAL CHARACTERISTICS:

1. See Figures 10 through 15 for I_{DD} test conditions.
2. The operating supply current is measured with all output pins disconnected; XTAL1 driven with $t_r = t_f = 10$ ns; $V_{IL} = V_{SS} + 0.5$ V; $V_{IH} = V_{DD} - 0.5$ V; XTAL2 not connected; $\overline{EA}$ = RST = Port 0 = $\overline{EW}$ = V_{DD}; STADC = V_{SS}.
3. The idle mode supply current is measured with all output pins disconnected; XTAL1 driven with $t_r = t_f = 10$ ns; $V_{IL} = V_{SS} + 0.5$ V; $V_{IH} = V_{DD} - 0.5$ V; XTAL2 not connected; Port 0 = $\overline{EW}$ = V_{DD}; $\overline{EA}$ = RST = STADC = V_{SS}.
4. The power-down current is measured with all output pins disconnected; XTAL2 not connected; Port 0 = $\overline{EW}$ = V_{DD}; $\overline{EA}$ = RST = STADC = XTAL1 = V_{SS}.
5. The input threshold voltage of P1.6 and P1.7 (SIO1) meets the I^{2}C specification, so an input voltage below 1.5 V will be recognized as a logic 0 while an input voltage above 3.0 V will be recognized as a logic 1.
6. Pins of ports 1 (except P1.6, P1.7), 2, 3, and 4 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when V_{IN} is approximately 2 V.
7. Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the V_{OL}s of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100 pF), the noise pulse on the ALE pin may exceed 0.8 V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. I_{OL} can exceed these conditions provided that no single output sinks more than 5mA and no more than two outputs exceed the test conditions.
8. Capacitive loading on ports 0 and 2 may cause the V_{OH} on ALE and $\overline{PSEN}$ to momentarily fall below the 0.9 V_{DD} specification when the address bits are stabilizing.
9. The following condition must not be exceeded: $V_{DD} - 0.2\,V < AV_{DD} < V_{DD} + 0.2\,V$.
10. Conditions: $AV_{REF-} = 0$ V; $AV_{DD} = 5.0$ V, AV_{REF+} (80C552, 83C552) = 5.12 V. ADC is monotonic with no missing codes. Measurement by continuous conversion of $AV_{IN} = -20$ mV to 5.12 V in steps of 0.5 mV.
11. The differential non-linearity (DL_e) is the difference between the actual step width and the ideal step width. (See Figure 1.)
12. The ADC is monotonic; there are no missing codes.
13. The integral non-linearity (IL_e) is the peak difference between the center of the steps of the actual and the ideal transfer curve after appropriate adjustment of gain and offset error. (See Figure 1.)

14. The offset error (OS_e) is the absolute difference between the straight line which fits the actual transfer curve (after removing gain error), and a straight line which fits the ideal transfer curve. (See Figure 1.)
15. The gain error (G_e) is the relative difference in percent between the straight line fitting the actual transfer curve (after removing offset error), and the straight line which fits the ideal transfer curve. Gain error is constant at every point on the transfer curve. (See Figure 1.)
16. The absolute voltage error (A_e) is the maximum difference between the center of the steps of the actual transfer curve of the non-calibrated ADC and the ideal transfer curve.
17. This should be considered when both analog and digital signals are simultaneously input to port 5.

(1)   Example of an actual transfer curve.
(2)   The ideal transfer curve.
(3)   Differential non-linearity (DL_e).
(4)   Integral non-linearity (IL_e).
(5)   Center of a step of the actual transfer curve.

$$1 \text{ LSB} = \frac{AV_{REF+} - AV_{REF-}}{1024}$$

SU01693

Figure 1. ADC Conversion Characteristic

Single-chip 8-bit microcontroller with 10-bit A/D, capture/compare timer, high-speed outputs, PWM

80C552/83C552

AC ELECTRICAL CHARACTERISTICS[1, 2]

16 MHz version

SYMBOL	FIGURE	PARAMETER	16 MHz CLOCK		VARIABLE CLOCK		UNIT
			MIN	MAX	MIN	MAX	
$1/t_{CLCL}$	2	Oscillator frequency			3.5	16	MHz
t_{LHLL}	2	ALE pulse width	85		$2t_{CLCL}-40$		ns
t_{AVLL}	2	Address valid to ALE low	8		$t_{CLCL}-55$		ns
t_{LLAX}	2	Address hold after ALE low	28		$t_{CLCL}-35$		ns
t_{LLIV}	2	ALE low to valid instruction in		150		$4t_{CLCL}-100$	ns
t_{LLPL}	2	ALE low to $\overline{PSEN}$ low	23		$t_{CLCL}-40$		ns
t_{PLPH}	2	$\overline{PSEN}$ pulse width	143		$3t_{CLCL}-45$		ns
t_{PLIV}	2	$\overline{PSEN}$ low to valid instruction in		83		$3t_{CLCL}-105$	ns
t_{PXIX}	2	Input instruction hold after $\overline{PSEN}$	0		0		ns
t_{PXIZ}	2	Input instruction float after $\overline{PSEN}$		38		$t_{CLCL}-25$	ns
t_{AVIV}	2	Address to valid instruction in		208		$5t_{CLCL}-105$	ns
t_{PLAZ}	2	$\overline{PSEN}$ low to address float		10		10	ns
Data Memory							
t_{RLRH}	3	$\overline{RD}$ pulse width	275		$6t_{CLCL}-100$		ns
t_{WLWH}	4	$\overline{WR}$ pulse width	275		$6t_{CLCL}-100$		ns
t_{RLDV}	3	$\overline{RD}$ low to valid data in		148		$5t_{CLCL}-165$	ns
t_{RHDX}	3	Data hold after $\overline{RD}$	0		0		ns
t_{RHDZ}	3	Data float after $\overline{RD}$		55		$2t_{CLCL}-70$	ns
t_{LLDV}	3	ALE low to valid data in		350		$8t_{CLCL}-150$	ns
t_{AVDV}	3	Address to valid data in		398		$9t_{CLCL}-165$	ns
t_{LLWL}	3, 4	ALE low to $\overline{RD}$ or $\overline{WR}$ low	138	238	$3t_{CLCL}-50$	$3t_{CLCL}+50$	ns
t_{AVWL}	3, 4	Address valid to $\overline{WR}$ low or $\overline{RD}$ low	120		$4t_{CLCL}-130$		ns
t_{QVWX}	4	Data valid to $\overline{WR}$ transition	3		$t_{CLCL}-60$		ns
t_{DW}	4	Data before $\overline{WR}$	288		$7t_{CLCL}-150$		ns
t_{WHQX}	4	Data hold after $\overline{WR}$	13		$t_{CLCL}-50$		ns
t_{RLAZ}	3	$\overline{RD}$ low to address float		0		0	ns
t_{WHLH}	3, 4	$\overline{RD}$ or $\overline{WR}$ high to ALE high	23	103	$t_{CLCL}-40$	$t_{CLCL}+40$	ns
External Clock							
t_{CHCX}	5	High time[4]	20		20		ns
t_{CLCX}	5	Low time[4]	20		20		ns
t_{CLCH}	5	Rise time[4]		20		20	ns
t_{CHCL}	5	Fall time[4]		20		20	ns
Serial Timing – Shift Register Mode[4] (Test Conditions: T_{amb} = 0 °C to +70 °C; V_{SS} = 0 V; Load Capacitance = 80 pF)							
t_{XLXL}	6	Serial port clock cycle time	0.75		$12t_{CLCL}$		μs
t_{QVXH}	6	Output data setup to clock rising edge	492		$10t_{CLCL}-133$		ns
t_{XHQX}	6	Output data hold after clock rising edge	8		$2t_{CLCL}-117$		ns
t_{XHDX}	6	Input data hold after clock rising edge	0		0		ns
t_{XHDV}	6	Clock rising edge to input data valid		492		$10t_{CLCL}-133$	ns

NOTES:
1. Parameters are valid over operating temperature range unless otherwise specified.
2. Load capacitance for port 0, ALE, and $\overline{PSEN}$ = 100 pF, load capacitance for all other outputs = 80 pF.
3. t_{CLCL} = $1/f_{OSC}$ = one oscillator clock period.
   t_{CLCL} = 83.3ns at f_{OSC} = 12 MHz.
   t_{CLCL} = 62.5ns at f_{OSC} = 16 MHz.
4. These values are characterized but not 100% production tested.

Single-chip 8-bit microcontroller with 10-bit A/D,
capture/compare timer, high-speed outputs, PWM

80C552/83C552

AC ELECTRICAL CHARACTERISTICS (Continued)[1, 2]
24 MHz version

SYMBOL	FIGURE	PARAMETER	24 MHz CLOCK		VARIABLE CLOCK		UNIT
			MIN	MAX	MIN	MAX	
$1/t_{CLCL}$	2	Oscillator frequency			3.5	24	MHz
t_{LHLL}	2	ALE pulse width	43		$2t_{CLCL}-40$		ns
t_{AVLL}	2	Address valid to ALE low	17		$t_{CLCL}-25$		ns
t_{LLAX}	2	Address hold after ALE low	17		$t_{CLCL}-25$		ns
t_{LLIV}	2	ALE low to valid instruction in		102		$4t_{CLCL}-65$	ns
t_{LLPL}	2	ALE low to $\overline{PSEN}$ low	17		$t_{CLCL}-25$		ns
t_{PLPH}	2	$\overline{PSEN}$ pulse width	80		$3t_{CLCL}-45$		ns
t_{PLIV}	2	$\overline{PSEN}$ low to valid instruction in		65		$3t_{CLCL}-60$	ns
t_{PXIX}	2	Input instruction hold after $\overline{PSEN}$	0		0		ns
t_{PXIZ}	2	Input instruction float after $\overline{PSEN}$		17		$t_{CLCL}-25$	ns
t_{AVIV}	2	Address to valid instruction in		128		$5t_{CLCL}-80$	ns
t_{PLAZ}	2	$\overline{PSEN}$ low to address float		10		10	ns
Data Memory							
t_{RLRH}	3	$\overline{RD}$ pulse width	150		$6t_{CLCL}-100$		ns
t_{WLWH}	4	$\overline{WR}$ pulse width	150		$6t_{CLCL}-100$		ns
t_{RLDV}	3	$\overline{RD}$ low to valid data in		118		$5t_{CLCL}-90$	ns
t_{RHDX}	3	Data hold after $\overline{RD}$	0		0		ns
t_{RHDZ}	3	Data float after $\overline{RDxs}$		55		$2t_{CLCL}-28$	ns
t_{LLDV}	3	ALE low to valid data in		183		$8t_{CLCL}-150$	ns
t_{AVDV}	3	Address to valid data in		210		$9t_{CLCL}-165$	ns
t_{LLWL}	3, 4	ALE low to $\overline{RD}$ or $\overline{WR}$ low	75	175	$3t_{CLCL}-50$	$3t_{CLCL}+50$	ns
t_{AVWL}	3, 4	Address valid to $\overline{WR}$ low or $\overline{RD}$ low	92		$4t_{CLCL}-75$		ns
t_{QVWX}	4	Data valid to $\overline{WR}$ transition	12		$t_{CLCL}-30$		ns
t_{DW}	4	Data before $\overline{WR}$	162		$7t_{CLCL}-130$		ns
t_{WHQX}	4	Data hold after $\overline{WR}$	17		$t_{CLCL}-25$		ns
t_{RLAZ}	3	$\overline{RD}$ low to address float		0		0	ns
t_{WHLH}	3, 4	$\overline{RD}$ or $\overline{WR}$ high to ALE high	17	67	$t_{CLCL}-25$	$t_{CLCL}+25$	ns
External Clock							
t_{CHCX}	5	High time[3]	17		17		ns
t_{CLCX}	5	Low time[3]	17		17		ns
t_{CLCH}	5	Rise time[3]		5		20	ns
t_{CHCL}	5	Fall time[3]		5		20	ns
Serial Timing – Shift Register Mode[3] (Test Conditions: T_{amb} = 0 °C to +70 °C; V_{SS} = 0 V; Load Capacitance = 80 pF)							
t_{XLXL}	6	Serial port clock cycle time	0.5		$12t_{CLCL}$		µs
t_{QVXH}	6	Output data setup to clock rising edge	283		$10t_{CLCL}-133$		ns
t_{XHQX}	6	Output data hold after clock rising edge	23		$2t_{CLCL}-60$		ns
t_{XHDX}	6	Input data hold after clock rising edge	0		0		ns
t_{XHDV}	6	Clock rising edge to input data valid		283		$10t_{CLCL}-133$	ns

NOTES:
1. Parameters are valid over operating temperature range unless otherwise specified.
2. Load capacitance for port 0, ALE, and $\overline{PSEN}$ = 100 pF, load capacitance for all other outputs = 80 pF.
3. These values are characterized but not 100% production tested.
4. t_{CLCL} = $1/f_{OSC}$ = one oscillator clock period.
   t_{CLCL} = 41.7ns at f_{OSC} = 24 MHz.

AC ELECTRICAL CHARACTERISTICS (Continued)

SYMBOL	PARAMETER	INPUT	OUTPUT
I^{2}C Interface (Refer to Figure 9)			
t$_{HD;STA}$	START condition hold time	≥ 14 t$_{CLCL}$	> 4.0 µs [1]
t$_{LOW}$	SCL low time	≥ 16 t$_{CLCL}$	> 4.7 µs [1]
t$_{HIGH}$	SCL high time	≥ 14 t$_{CLCL}$	> 4.0 µs [1]
t$_{RC}$	SCL rise time	≤ 1 µs	$-$ [2]
t$_{FC}$	SCL fall time	≤ 0.3 µs	< 0.3 µs [3]
t$_{SU;DAT1}$	Data set-up time	≥ 250ns	> 20 t$_{CLCL} - t_{RD}$
t$_{SU;DAT2}$	SDA set-up time (before rep. START cond.)	≥ 250ns	> 1 µs [1]
t$_{SU;DAT3}$	SDA set-up time (before STOP cond.)	≥ 250ns	> 8 t$_{CLCL}$
t$_{HD;DAT}$	Data hold time	≥ 0ns	> 8 t$_{CLCL} - t_{FC}$
t$_{SU;STA}$	Repeated START set-up time	≥ 14 t$_{CLCL}$	> 4.7 µs [1]
t$_{SU;STO}$	STOP condition set-up time	≥ 14 t$_{CLCL}$	> 4.0 µs [1]
t$_{BUF}$	Bus free time	≥ 14 t$_{CLCL}$	> 4.7 µs [1]
t$_{RD}$	SDA rise time	≤ 1 µs	$-$ [2]
t$_{FD}$	SDA fall time	≤ 0.3 µs	< 0.3 µs [3]

NOTES:
1. At 100 kbit/s. At other bit rates this value is inversely proportional to the bit-rate of 100 kbit/s.
2. Determined by the external bus-line capacitance and the external bus-line pull-resistor, this must be < 1 µs.
3. Spikes on the SDA and SCL lines with a duration of less than 3 t$_{CLCL}$ will be filtered out. Maximum capacitance on bus-lines SDA and SCL = 400 pF.
4. t$_{CLCL}$ = 1/f$_{OSC}$ = one oscillator clock period at pin XTAL1. For 62 ns, 42 ns < t$_{CLCL}$ < 285 ns (16 MHz, 24 MHz > f$_{OSC}$ > 3.5 MHz) the SI01 interface meets the I^{2}C-bus specification for bit-rates up to 100 kbit/s.

EXPLANATION OF THE AC SYMBOLS

Each timing symbol has five characters. The first character is always
't' (= time). The other characters, depending on their positions,
indicate the name of a signal or the logical status of that signal. The
designations are:

A – Address
C – Clock
D – Input data
H – Logic level high
I – Instruction (program memory contents)
L – Logic level low, or ALE
P – $\overline{\text{PSEN}}$

Q – Output data
R – $\overline{\text{RD}}$ signal
t – Time
V – Valid
W – $\overline{\text{WR}}$ signal
X – No longer a valid logic level
Z – Float

Examples: t_{AVLL} = Time for address valid to
ALE low.
t_{LLPL} = Time for ALE low to
$\overline{\text{PSEN}}$ low.


Figure 2. External Program Memory Read Cycle

Figure 3. External Data Memory Read Cycle

**Figure 4. External Data Memory Write Cycle**

Figure 5. External Clock Drive XTAL1

Figure 6. Shift Register Mode Timing

NOTE:
AC INPUTS DURING TESTING ARE DRIVEN AT V_{DD}–0.5 FOR A LOGIC '1' AND
0.45 V FOR A LOGIC '0'. TIMING MEASUREMENTS ARE MADE AT V_{IH} MIN FOR A
LOGIC '1' AND V_{IL} MAX FOR A LOGIC '0'.

SU01699

Figure 7. AC Testing Input/Output

NOTE:
FOR TIMING PURPOSES, A PORT IS NO LONGER FLOATING WHEN A 100MV
CHANGE FROM LOAD VOLTAGE OCCURS, AND BEGINS TO FLOAT WHEN A
100 mV CHANGE FROM THE LOADED V_{OH}/V_{OL} LEVEL OCCURS. $I_{OH}/I_{OL} \geq \pm$
20mA.

SU01700

Figure 8. Float Waveform

SU01701

Figure 9. Timing SIO1 (I²C) Interface

Figure 12. I$_{DD}$ Test Condition, Active Mode
All other pins are disconnected[1]

Figure 13. I$_{DD}$ Test Condition, Idle Mode
All other pins are disconnected[2]

Figure 14. Clock Signal Waveform for I$_{DD}$ Tests in Active and
Idle Modes t$_{CLCH}$ = t$_{CHCL}$ = 5ns

Figure 15. I$_{DD}$ Test Condition, Power Down Mode
All other pins are disconnected. V$_{DD}$ = 2 V to 5.5 V[3]

NOTES:
1. Active Mode:
   a. The following pins must be forced to V$_{DD}$: $\overline{EA}$, RST, Port 0, and $\overline{EW}$.
   b. The following pins must be forced to V$_{SS}$: STADC, AV$_{SS}$, and AV$_{ref-}$.
   c. Ports 1.6 and 1.7 should be connected to V$_{DD}$ through resistors of sufficiently high value such that the sink current into these pins cannot exceed the I$_{OL1}$ spec of these pins.
   d. The following pins must be disconnected: XTAL2 and all pins not specified above.
2. Idle Mode:
   a. The following pins must be forced to V$_{DD}$: Port 0 and $\overline{EW}$.
   b. The following pins must be forced to V$_{SS}$: RST, STADC, AV$_{SS,}$, AV$_{ref-}$, and $\overline{EA}$.
   c. Ports 1.6 and 1.7 should be connected to V$_{DD}$ through resistors of sufficiently high value such that the sink current into these pins cannot exceed the I$_{OL1}$ spec of these pins. These pins must not have logic 0 written to them prior to this measurement.
   d. The following pins must be disconnected: XTAL2 and all pins not specified above.
3. Power Down Mode:
   a. The following pins must be forced to V$_{DD}$: Port 0 and $\overline{EW}$.
   b. The following pins must be forced to V$_{SS}$: RST, STADC, XTAL1, AV$_{SS,}$, AV$_{ref-}$, and $\overline{EA}$.
   c. Ports 1.6 and 1.7 should be connected to V$_{DD}$ through resistors of sufficiently high value such that the sink current into these pins cannot exceed the I$_{OL1}$ spec of these pins. These pins must not have logic 0 written to them prior to this measurement.
   d. The following pins must be disconnected: XTAL2 and all pins not specified above.

**PLCC68:   plastic leaded chip carrier; 68 leads**   **SOT188-2**

scale
0   5   10 mm

DIMENSIONS (mm dimensions are derived from the original inch dimensions)

UNIT	A	A₁ min.	A₃	A₄ max.	bₚ	b₁	D⁽¹⁾	E⁽¹⁾	e	e_D	e_E	H_D	H_E	k	L_p	v	w	y	Z_D⁽¹⁾ max.	Z_E⁽¹⁾ max.	β
mm	4.57 4.19	0.51	0.25	3.3	0.53 0.33	0.81 0.66	24.33 24.13	24.33 24.13	1.27	23.62 22.61	23.62 22.61	25.27 25.02	25.27 25.02	1.22 1.07	1.44 1.02	0.18	0.18	0.1	2.16	2.16	45°
inches	0.180 0.165	0.02	0.01	0.13	0.021 0.013	0.032 0.026	0.958 0.950	0.958 0.950	0.05	0.93 0.89	0.93 0.89	0.995 0.985	0.995 0.985	0.048 0.042	0.057 0.040	0.007	0.007	0.004	0.085	0.085	

Note

1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT188-2	112E10	MS-018	EDR-7319			99-12-27 01-11-14

QFP80:   plastic quad flat package; 80 leads (lead length 1.95 mm); body 14 x 20 x 2.8 mm   SOT318-2

DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A₁	A₂	A₃	bₚ	c	D(1)	E(1)	e	H_D	H_E	L	Lₚ	v	w	y	Z_D(1)	Z_E(1)	θ
mm	3.2	0.25 0.05	2.90 2.65	0.25	0.45 0.30	0.25 0.14	20.1 19.9	14.1 13.9	0.8	24.2 23.6	18.2 17.6	1.95	1.0 0.6	0.2	0.2	0.1	1.0 0.6	1.2 0.8	7° 0°

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT318-2		MO-112				~~97-08-01~~ 99-12-27