

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	ARM® Cortex®-M7
Core Size	32-Bit Single-Core
Speed	216MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I²C, IrDA, LINbus, MMC/SD/SDIO, QSPI, SAI, SPDIF, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I²S, POR, PWM, WDT
Number of I/O	140
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	1.7V ~ 3.6V
Data Converters	A/D 24x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	201-UFBGA
Supplier Device Package	176+25UFBGA (10x10)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f765igk6">https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f765igk6</a>

Table 32.	or SRAM on AXI (L1-cache ON), regulator OFF .....	129
	Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (Dual bank mode, ART ON except prefetch / L1-cache ON) or SRAM on AXI (L1-cache ON), regulator OFF .....	129
Table 33.	Typical and maximum current consumption in Sleep mode, regulator ON .....	130
Table 34.	Typical and maximum current consumption in Sleep mode, regulator OFF .....	131
Table 35.	Typical and maximum current consumptions in Stop mode .....	131
Table 36.	Typical and maximum current consumptions in Standby mode .....	132
Table 37.	Typical and maximum current consumptions in $V_{BAT}$ mode .....	133
Table 38.	Switching output I/O current consumption .....	134
Table 39.	Peripheral current consumption .....	136
Table 40.	Low-power mode wakeup timings .....	139
Table 41.	High-speed external user clock characteristics .....	140
Table 42.	Low-speed external user clock characteristics .....	141
Table 43.	HSE 4-26 MHz oscillator characteristics .....	142
Table 44.	LSE oscillator characteristics ( $f_{LSE} = 32.768$ kHz) .....	143
Table 45.	HSI oscillator characteristics .....	145
Table 46.	LSI oscillator characteristics .....	146
Table 47.	Main PLL characteristics .....	147
Table 48.	PLLl2S characteristics .....	148
Table 49.	PLLISAI characteristics .....	148
Table 50.	SSCG parameters constraint .....	149
Table 51.	MIPI D-PHY characteristics .....	151
Table 52.	MIPI D-PHY AC characteristics LP mode and HS/LP transitions .....	152
Table 53.	DSI-PLL characteristics .....	154
Table 54.	DSI regulator characteristics .....	155
Table 55.	Flash memory characteristics .....	156
Table 56.	Flash memory programming (single bank configuration nDBANK=1) .....	156
Table 57.	Flash memory programming (dual bank configuration nDBANK=0) .....	157
Table 58.	Flash memory programming with VPP .....	158
Table 59.	Flash memory endurance and data retention .....	158
Table 60.	EMS characteristics .....	159
Table 61.	EMI characteristics .....	160
Table 62.	ESD absolute maximum ratings .....	161
Table 63.	Electrical sensitivities .....	161
Table 64.	I/O current injection susceptibility .....	162
Table 65.	I/O static characteristics .....	162
Table 66.	Output voltage characteristics .....	165
Table 67.	I/O AC characteristics .....	166
Table 68.	NRST pin characteristics .....	168
Table 69.	TIMx characteristics .....	169
Table 70.	RTC characteristics .....	169
Table 71.	ADC characteristics .....	169
Table 72.	ADC static accuracy at $f_{ADC} = 18$ MHz .....	171
Table 73.	ADC static accuracy at $f_{ADC} = 30$ MHz .....	171
Table 74.	ADC static accuracy at $f_{ADC} = 36$ MHz .....	172
Table 75.	ADC dynamic accuracy at $f_{ADC} = 18$ MHz - limited test conditions .....	172
Table 76.	ADC dynamic accuracy at $f_{ADC} = 36$ MHz - limited test conditions .....	172
Table 77.	Temperature sensor characteristics .....	175

## 2.24 Inter-integrated circuit interface (I<sup>2</sup>C)

The devices embed 4 I<sup>2</sup>C. Refer to table [Table 7: I<sup>2</sup>C implementation](#) for the features implementation.

The I<sup>2</sup>C bus interface handles communications between the microcontroller and the serial I<sup>2</sup>C bus. It controls all I<sup>2</sup>C bus-specific sequencing, protocol, arbitration and timing.

The I<sup>2</sup>C peripheral supports:

- I<sup>2</sup>C-bus specification and user manual rev. 5 compatibility:
  - Slave and master modes, multimaster capability
  - Standard-mode (Sm), with a bitrate up to 100 kbit/s
  - Fast-mode (Fm), with a bitrate up to 400 kbit/s
  - Fast-mode Plus (Fm+), with a bitrate up to 1 Mbit/s and 20 mA output drive I/Os
  - 7-bit and 10-bit addressing mode, multiple 7-bit slave addresses
  - Programmable setup and hold times
  - Optional clock stretching
- System Management Bus (SMBus) specification rev 2.0 compatibility:
  - Hardware PEC (Packet Error Checking) generation and verification with ACK control
  - Address resolution protocol (ARP) support
  - SMBus alert
- Power System Management Protocol (PMBus<sup>TM</sup>) specification rev 1.1 compatibility
- Independent clock: a choice of independent clock sources allowing the I<sup>2</sup>C communication speed to be independent from the PCLK reprogramming.
- Programmable analog and digital noise filters
- 1-byte buffer with DMA capability

**Table 7. I<sup>2</sup>C implementation**

I <sup>2</sup> C features <sup>(1)</sup>	I <sup>2</sup> C1	I <sup>2</sup> C2	I <sup>2</sup> C3	I <sup>2</sup> C4
Standard-mode (up to 100 kbit/s)	X	X	X	X
Fast-mode (up to 400 kbit/s)	X	X	X	X
Fast-mode Plus with 20 mA output drive I/Os (up to 1 Mbit/s)	X	X	X	X
Programmable analog and digital noise filters	X	X	X	X
SMBus/PMBus hardware support	X	X	X	X
Independent clock	X	X	X	X

1. X: supported.

**Table 12. STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx alternate function mapping (continued)**

Port		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15				
		SYS	I2C4/UA RT5/TIM 1/2	TIM3/4/5	TIM8/9/10/ 11/LPTIM 1/DFSDM 1/CEC	I2C1/2/3/ 4/USART 1/CEC	SPI1/I2S 1/SPI2/I2 S2/SPI3/ I2S3/SPI 4/5/6	SPI2/I2S 2/SPI3/I2 S3/SPI6/ USART1/ 2/3/UART 5/DFSDM 1/SPDIF	SPI2/I2S 2/USART 6/UART4/ 5/7/8/OT G_FS/SP DIF	CAN1/2/T IM12/13/ 14/QUAD SPI/FMC/ LCD	SAI2/QU ADSPSI/S DMMC2/D FSDM1/O TG2_HS/ OTG1_FS /LCD	I2C4/CAN 3/SDMM C2/ETH	UART7/ FMC/SD MMC1/M DIOS/OT G2_FS	DCMI/L CD/DSI	LCD	SYS					
Port C	PC0	-	-	-	DFSDM1_	CKIN0	-	-	DFSDM1_	DATIN4	-	SAI2_FS	_B	-	OTG_HS_	ULPI_ST_P	-				
	PC1	TRACED 0	-	-	DFSDM1_	DATAIN0	-	SPI2_M	OSI/I2S2	_SD	SAI1_SD	_A	-	-	DFSDM1_	CKIN4	ETH_MD_C				
	PC2	-	-	-	DFSDM1_	CKIN1	-	SPI2_M	M	SO	DFSDM1_	CKOUT	-	-	OTG_HS_	ULPI_DIR	ETH_MII_TXD2				
	PC3	-	-	-	DFSDM1_	DATAIN1	-	SPI2_M	OSI/I2S2	_SD	-	-	-	-	OTG_HS_	ULPI_NX_T	ETH_MII_TX_CLK				
	PC4	-	-	-	DFSDM1_	CKIN2	-	I2S1_M	CK	-	-	SPDIF_R	X2	-	-	ETH_MII_RXD0/ET	H_RMII_RXD0	FMC_SD_NE0			
	PC5	-	-	-	DFSDM1_	DATAIN2	-	-	-	-	-	SPDIF_R	X3	-	-	ETH_MII_RXD1/ET	H_RMII_RXD1	FMC_SD_CKE0			
	PC6	-	-	TIM3_C	CH1	TIM8_CH	1	-	I2S2_M	CK	-	DFSDM1_	CKIN3	USART6	FMC_NW	SDMMC2	_D6	SDMMC_D6	DCMI_D0	LCD_HS_YNC	
	PC7	-	-	TIM3_C	H2	TIM8_CH2	-	-	I2S3_M	CK	DFSDM1_	DATAIN3	USART6	FMC_NE	1	SDMMC2	_D7	SDMMC_D7	DCMI_D1	LCD_G6	
	PC8	TRACED 1	-	TIM3_C	H3	TIM8_CH3	-	-	-	UART5_RTS	USART6	_CK	FMC_NE	2/FMC_N	CE	-	-	SDMMC_D0	DCMI_D2	-	
	PC9	MCO2	-	TIM3_C	H4	TIM8_CH4	-	I2C3_SD_A	I2S_CK1_N	-	UART5_	CTS	-	QUADSP_I_BK1_IO	0	LCD_G3	-	SDMMC_D1	DCMI_D3	LCD_B2	
	PC10	-	-	-	DFSDM1_	CKIN5	-	-	SPI3_SC	K/I2S3_	CK	USART3	_TX	UART4_T	X	QUADSP_I_BK1_IO	1	-	-	SDMMC_D2	DCMI_D8



**Table 12. STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx alternate function mapping (continued)**

Port		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
		SYS	I2C4/UA RT5/TIM 1/2	TIM3/4/5	TIM8/9/10/ 11/LPTIM 1/DFSDM 1/CEC	I2C1/2/3/ 4/USART 1/CEC	SPI1/I2S 1/SPI2/I2 S2/SPI3/ I2S3/SPI 4/5/6	SPI2/I2S 2/SPI3/I2 S3/SPI6/ USART1/ 2/3/UART 5/DFSDM 1/SPDIF	SPI2/I2S 2/SPI3/I2 S3/SPI6/ USART1/ 2/3/UART 5/DFSDM 1/SPDIF	CAN1/2/T IM12/13/ 14/QUAD SPI/FMC/ LCD	SAI2/QU ADSP1/S DMMC2/D FSMD1/O TG2_HS/ OTG1_FS /LCD	I2C4/CAN 3/SDMM C2/ETH	UART7/ FMC/SD MMC1/M DIOS/OT G2_FS	DCMI/L CD/DSI	LCD	SYS	
Port F	PF0	-	-	-	-	I2C2_SD_A	-	-	-	-	-	-	FMC_A0	-	-	EVEN TOUT	
	PF1	-	-	-	-	I2C2_SC_L	-	-	-	-	-	-	FMC_A1	-	-	EVEN TOUT	
	PF2	-	-	-	-	I2C2_SM_BA	-	-	-	-	-	-	FMC_A2	-	-	EVEN TOUT	
	PF3	-	-	-	-	-	-	-	-	-	-	-	FMC_A3	-	-	EVEN TOUT	
	PF4	-	-	-	-	-	-	-	-	-	-	-	FMC_A4	-	-	EVEN TOUT	
	PF5	-	-	-	-	-	-	-	-	-	-	-	FMC_A5	-	-	EVEN TOUT	
	PF6	-	-	-	TIM10_C_H1	-	SPI5_NS_S	SPI1_SD_B	-	UART7_Rx	QUADSP_I_BK1_IO_3	-	-	-	-	EVEN TOUT	
	PF7	-	-	-	TIM11_CH_1	-	SPI5_SC_K	SPI1_M_CLK_B	-	UART7_Tx	QUADSP_I_BK1_IO_2	-	-	-	-	EVEN TOUT	
	PF8	-	-	-	-	-	SPI5_MI_SO	SPI1_SC_K_B	-	UART7_RTS	TIM13_C_H1	QUADSPI_BK1_IO0	-	-	-	EVEN TOUT	
	PF9	-	-	-	-	-	SPI5_M_OSI	SPI1_FS_B	-	UART7_CTS	TIM14_C_H1	QUADSPI_BK1_IO1	-	-	-	EVEN TOUT	
	PF10	-	-	-	-	-	-	-	-	-	QUADSP_I_CLK	-	-	-	DCMI_D_11	LCD_DE	EVEN TOUT
	PF11	-	-	-	-	-	SPI5_M_OSI	-	-	-	SAI2_SD_B	-	FMC_SD_NRAS	DCMI_D_12	-	EVEN TOUT	



**Table 12. STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx alternate function mapping (continued)**


Port		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
		SYS	I2C4/UA RT5/TIM 1/2	TIM3/4/5	TIM8/9/10/ 11/LPTIM 1/DFSDM 1/CEC	I2C1/2/3/ 4/USART 1/CEC	SPI1/I2S 1/SPI2/I2 S2/SPI3/ I2S3/SPI 4/5/6	SPI2/I2S 2/SPI3/I2 S3/SPI6/ USART1/ 2/3/UART 5/DFSDM 1/SPDIF	SPI2/I2S 2/SPI3/I2 S3/SPI6/ USART1/ 2/3/UART 5/DFSDM 1/SPDIF	SPI6/SAI 2/USART 6/UART4/ 5/7/8/OT G_FS/SP DIF	CAN1/2/T IM12/13/ 14/QUAD SPI/FMC/ LCD	SAI2/QU ADSPSI/S DMMC2/D FSDM1/O TG2_HS/ OTG1_FS /LCD	I2C4/CAN 3/SDMM C2/ETH	UART7/ FMC/SD MMC1/M DIOS/OT G2_FS	DCMI/L CD/DSI	LCD	SYS
Port J	PJ11	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_G4	EVEN TOUT
	PJ12	-	-	-	-	-	-	-	-	-	LCD_G3	-	-	-	-	LCD_B0	EVEN TOUT
	PJ13	-	-	-	-	-	-	-	-	-	LCD_G4	-	-	-	-	LCD_B1	EVEN TOUT
	PJ14	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_B2	EVEN TOUT
	PJ15	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_B3	EVEN TOUT
Port K	PK0	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_G5	EVEN TOUT
	PK1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_G6	EVEN TOUT
	PK2	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_G7	EVEN TOUT
	PK3	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_B4	EVEN TOUT
	PK4	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_B5	EVEN TOUT
	PK5	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_B6	EVEN TOUT
	PK6	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_B7	EVEN TOUT
	PK7	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_DE	EVEN TOUT



## 4 Memory mapping

The memory map is shown in [Figure 21](#).

**Figure 21. Memory map**




MSv39118V2

**Caution:** Each power supply pair ( $V_{DD}/V_{SS}$ ,  $V_{DDA}/V_{SSA}$  ...) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below, the appropriate pins on the underside of the PCB to ensure good operation of the device. It is not recommended to remove filtering capacitors to reduce PCB size or cost. This might cause incorrect operation of the device.

### 5.1.7 Current consumption measurement

Figure 26. Current consumption measurement scheme



## 5.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in [Table 14: Voltage characteristics](#), [Table 15: Current characteristics](#), and [Table 16: Thermal characteristics](#) may cause permanent damage to the device. These are stress ratings only and the functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. The device mission profile (application conditions) is compliant with JEDEC JESD47 Qualification Standard. Extended mission profiles are available on demand.

Table 14. Voltage characteristics

Symbol	Ratings	Min	Max	Unit
$V_{DD}-V_{SS}$	External main supply voltage (including $V_{DDA}$ , $V_{DD}$ , $V_{BAT}$ , $V_{DDUSB}$ , $V_{DDDSI}$ <sup>(1)</sup> and $V_{DDSDMMC}$ ) <sup>(2)</sup>	- 0.3	4.0	
$V_{IN}$	Input voltage on FT pins <sup>(3)</sup>	$V_{SS} - 0.3$	$V_{DD} + 4.0$	V
	Input voltage on TTa pins	$V_{SS} - 0.3$	4.0	
	Input voltage on any other pin	$V_{SS} - 0.3$	4.0	
	Input voltage on BOOT pin	$V_{SS}$	9.0	
$ \Delta V_{DDx} $	Variations between different $V_{DD}$ power pins	-	50	mV
$ V_{SSx}-V_{Ssi} $	Variations between all the different ground pins <sup>(4)</sup>	-	50	
$V_{ESD(HBM)}$	Electrostatic discharge voltage (human body model)	see <a href="#">Section 5.3.18: Absolute maximum ratings (electrical sensitivity)</a>		-

**Table 30. Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (Dual bank mode) on ITCM interface (ART disabled), regulator ON**

Symbol	Parameter	Conditions	$f_{HCLK}$ (MHz)	Typ	Max <sup>(1)</sup>			Unit
					TA= 25 °C	TA=85 °C	TA=105 °C	
$I_{DD}$	Supply current in RUN mode	All peripherals enabled <sup>(2)(3)</sup>	216	191	218	255	-	mA
			200	178	195	241	269	
			180	164	179	214	236	
			168	147	160	192	212	
			144	121	130	157	175	
			60	60	66	93	111	
			25	28	33	59	77	
		All peripherals disabled <sup>(3)</sup>	216	93	104	150	-	
			200	87	97	144	171	
			180	83	92	126	148	
			168	75	82	114	134	
			144	65	71	97	115	
			60	35	40	66	84	
			25	16	20	47	64	

1. Guaranteed by characterization results, unless otherwise specified.
2. When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI are ON, an additional power consumption should be considered.
3. When the ADC is ON (ADON bit set in the ADC\_CR2 register), add an additional power consumption of 1.73 mA per ADC for the analog part.

**Table 37. Typical and maximum current consumptions in  $V_{BAT}$  mode**

Symbol	Parameter	Conditions <sup>(1)</sup>	Typ			Max <sup>(2)</sup>		Unit
			$T_A = 25^\circ\text{C}$			$T_A = 85^\circ\text{C}$	$T_A = 105^\circ\text{C}$	
			$V_{BAT} = 1.7\text{ V}$	$V_{BAT} = 2.4\text{ V}$	$V_{BAT} = 3.3\text{ V}$	$V_{BAT} = 3.6\text{ V}$		
$I_{DD\_VBAT}$	Supply current in $V_{BAT}$ mode	Backup SRAM OFF, RTC and LSE OFF	0.03	0.04	0.04	0.2	0.4	$\mu\text{A}$
		Backup SRAM ON, RTC and LSE OFF	0.77	0.78	0.83	3.2	7.4	
		Backup SRAM OFF, RTC ON and LSE in low drive mode	0.62	0.8	1.13	4.4	10.2	
		Backup SRAM OFF, RTC ON and LSE in medium low drive mode	0.65	0.83	1.17	4.6	10.6	
		Backup SRAM OFF, RTC ON and LSE in medium high drive mode	0.75	0.94	1.28	5.0	11.4	
		Backup SRAM OFF, RTC ON and LSE in high drive mode	0.9	1.08	1.43	5.5	12.8	
		Backup SRAM ON, RTC ON and LSE in low drive mode	1.35	1.54	1.91	7.3	17.2	
		Backup SRAM ON, RTC ON and LSE in Medium low drive mode	1.38	1.57	1.93	7.9	18.4	
		Backup SRAM ON, RTC ON and LSE in Medium high drive mode	1.53	1.73	2.11	8.0	18.7	
		Backup SRAM ON, RTC ON and LSE in High drive mode	1.67	1.87	2.26	9.0	21.0	

1. Crystal used: Abracon ABS07-120-32.768 kHz-T with a  $C_L$  of 6 pF for typical values.

2. Guaranteed by characterization results.

### I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

#### I/O static current consumption

All the I/Os used as inputs with pull-up generate a current consumption when the pin is externally held low. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in [Table 65: I/O static characteristics](#).

For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

An additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.

Table 48. PLLI2S characteristics

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
$f_{\text{PLLI2S\_IN}}$	PLLI2S input clock <sup>(1)</sup>	-		0.95 <sup>(2)</sup>	1	2.10	MHz
$f_{\text{PLLI2SP\_OUT}}$	PLLI2S multiplier output clock for SPDIFRX	-		-	-	216	
$f_{\text{PLLI2SQ\_OUT}}$	PLLI2S multiplier output clock for SAI	-		-	-	216	
$f_{\text{PLLI2SR\_OUT}}$	PLLI2S multiplier output clock for I2S	-		-	-	216	
$f_{\text{VCO\_OUT}}$	PLLI2S VCO output	-		100	-	432	$\mu\text{s}$
$t_{\text{LOCK}}$	PLLI2S lock time	VCO freq = 192 MHz		75	-	200	
		VCO freq = 432 MHz		100	-	300	
Jitter <sup>(3)</sup>	Master I2S clock jitter	Cycle to cycle at 12.288 MHz on 48KHz period, N=432, R=5	RMS	-	90	-	ps
			peak to peak	-	$\pm 280$	-	
		Average frequency of 12.288 MHz N = 432, R = 5 on 1000 samples		-	90	-	ps
$I_{\text{DD(PLLI2S)}}^{(4)}$	PLLI2S power consumption on $V_{\text{DD}}$	VCO freq = 192 MHz		0.15	-	0.40	mA
		VCO freq = 432 MHz		0.45	-	0.75	
$I_{\text{DDA(PLLI2S)}}^{(4)}$	PLLI2S power consumption on $V_{\text{DDA}}$	VCO freq = 192 MHz		0.30	-	0.40	mA
		VCO freq = 432 MHz		0.55	-	0.85	

1. Take care of using the appropriate division factor M to have the specified PLL input clock values.

2. Guaranteed by design.

3. Value given with main PLL running.

4. Guaranteed by characterization results.

Table 49. PLLISAI characteristics

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
$f_{\text{PLLSAI\_IN}}$	PLLSAI input clock <sup>(1)</sup>	-		0.95 <sup>(2)</sup>	1	2.10	MHz
$f_{\text{PLLSAIP\_OUT}}$	PLLSAI multiplier output clock for 48 MHz	-		-	48	75	
$f_{\text{PLLSAIQ\_OUT}}$	PLLSAI multiplier output clock for SAI	-		-	-	216	
$f_{\text{PLLSAIR\_OUT}}$	PLLSAI multiplier output clock for LCD-TFT	-		-	-	216	
$f_{\text{VCO\_OUT}}$	PLLSAI VCO output	-		100	-	432	

### 5.3.16 Memory characteristics

#### Flash memory

The characteristics are given at  $TA = -40$  to  $105^\circ\text{C}$  unless otherwise specified.

The devices are shipped to customers with the Flash memory erased.

**Table 55. Flash memory characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$I_{DD}$	Supply current	Write / Erase 8-bit mode, $V_{DD} = 1.7\text{ V}$	-	14	-	mA
		Write / Erase 16-bit mode, $V_{DD} = 2.1\text{ V}$	-	17	-	
		Write / Erase 32-bit mode, $V_{DD} = 3.3\text{ V}$	-	24	-	

**Table 56. Flash memory programming (single bank configuration nDBANK=1)**

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Typ	Max <sup>(1)</sup>	Unit
$t_{\text{prog}}$	Word programming time	Program/erase parallelism (PSIZE) = x 8/16/32	-	16	100 <sup>(2)</sup>	$\mu\text{s}$
$t_{\text{ERASE32KB}}$	Sector (32 KB) erase time	Program/erase parallelism (PSIZE) = x 8	-	400	800	ms
		Program/erase parallelism (PSIZE) = x 16	-	250	600	
		Program/erase parallelism (PSIZE) = x 32	-	200	500	
$t_{\text{ERASE128KB}}$	Sector (128 KB) erase time	Program/erase parallelism (PSIZE) = x 8	-	1100	2400	ms
		Program/erase parallelism (PSIZE) = x 16	-	800	1400	
		Program/erase parallelism (PSIZE) = x 32	-	500	1100	
$t_{\text{ERASE256KB}}$	Sector (256 KB) erase time	Program/erase parallelism (PSIZE) = x 8	-	2.1	4	s
		Program/erase parallelism (PSIZE) = x 16	-	1.5	2.6	
		Program/erase parallelism (PSIZE) = x 32	-	1	2	
$t_{\text{ME}}$	Mass erase time	Program/erase parallelism (PSIZE) = x 8	-	16	32	s
		Program/erase parallelism (PSIZE) = x 16	-	11	22	
		Program/erase parallelism (PSIZE) = x 32	-	8	16	

**Table 56. Flash memory programming (single bank configuration nDBANK=1) (continued)**

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Typ	Max <sup>(1)</sup>	Unit
$V_{\text{prog}}$	Programming voltage	32-bit program operation	2.7	-	3	V
		16-bit program operation	2.1	-	3.6	V
		8-bit program operation	1.7	-	3.6	V

1. Guaranteed by characterization results.

2. The maximum programming time is measured after 100K erase operations.


**Table 57. Flash memory programming (dual bank configuration nDBANK=0)**

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Typ	Max <sup>(1)</sup>	Unit
$t_{\text{prog}}$	Word programming time	Program/erase parallelism (PSIZE) = x 8/16/32	-	16	100 <sup>(2)</sup>	$\mu\text{s}$
$t_{\text{ERASE}16\text{KB}}$	Sector (16 KB) erase time	Program/erase parallelism (PSIZE) = x 8	-	400	800	ms
		Program/erase parallelism (PSIZE) = x 16	-	250	600	
		Program/erase parallelism (PSIZE) = x 32	-	200	500	
$t_{\text{ERASE}64\text{KB}}$	Sector (64 KB) erase time	Program/erase parallelism (PSIZE) = x 8	-	1100	2400	ms
		Program/erase parallelism (PSIZE) = x 16	-	800	1400	
		Program/erase parallelism (PSIZE) = x 32	-	500	1100	
$t_{\text{ERASE}128\text{KB}}$	Sector (128 KB) erase time	Program/erase parallelism (PSIZE) = x 8	-	2.1	4	s
		Program/erase parallelism (PSIZE) = x 16	-	1.5	2.6	
		Program/erase parallelism (PSIZE) = x 32	-	1	2	
$t_{\text{ME}}$	Mass erase time	Program/erase parallelism (PSIZE) = x 8	-	16	32	s
		Program/erase parallelism (PSIZE) = x 16	-	11	22	
		Program/erase parallelism (PSIZE) = x 32	-	8	16	

### General PCB design guidelines


Power supply decoupling should be performed as shown in [Figure 43](#) or [Figure 44](#), depending on whether  $V_{REF+}$  is connected to  $V_{DDA}$  or not. The 10 nF capacitors should be ceramic (good quality). They should be placed them as close as possible to the chip.

**Figure 43. Power supply and reference decoupling ( $V_{REF+}$  not connected to  $V_{DDA}$ )**



1.  $V_{REF+}$  input is available on all package whereas the  $V_{REF-}$  s available only on UFBGA176 and TFBGA216. When  $V_{REF-}$  is not available, it is internally connected to  $V_{DDA}$  and  $V_{SSA}$ .

**Figure 44. Power supply and reference decoupling ( $V_{REF+}$  connected to  $V_{DDA}$ )**



1.  $V_{REF+}$  input is available on all package whereas the  $V_{REF-}$  s available only on UFBGA176 and TFBGA216. When  $V_{REF-}$  is not available, it is internally connected to  $V_{DDA}$  and  $V_{SSA}$ .

Table 82. DAC characteristics (continued)


Symbol	Parameter	Min	Typ	Max	Unit	Comments
$I_{DDA}^{(4)}$	DAC DC $V_{DDA}$ current consumption in quiescent mode <sup>(3)</sup>	-	280	380	$\mu A$	With no load, middle code (0x800) on the inputs
		-	475	625	$\mu A$	With no load, worst code (0xF1C) at $V_{REF+} = 3.6$ V in terms of DC consumption on the inputs
DNL <sup>(4)</sup>	Differential non linearity Difference between two consecutive code-1LSB)	-	-	$\pm 0.5$	LSB	Given for the DAC in 10-bit configuration.
		-	-	$\pm 2$	LSB	Given for the DAC in 12-bit configuration.
INL <sup>(4)</sup>	Integral non linearity (difference between measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 1023)	-	-	$\pm 1$	LSB	Given for the DAC in 10-bit configuration.
		-	-	$\pm 4$	LSB	Given for the DAC in 12-bit configuration.
Offset <sup>(4)</sup>	Offset error (difference between measured value at Code (0x800) and the ideal value = $V_{REF+}/2$ )	-	-	$\pm 10$	mV	Given for the DAC in 12-bit configuration
		-	-	$\pm 3$	LSB	Given for the DAC in 10-bit at $V_{REF+} = 3.6$ V
		-	-	$\pm 12$	LSB	Given for the DAC in 12-bit at $V_{REF+} = 3.6$ V
Gain error <sup>(4)</sup>	Gain error	-	-	$\pm 0.5$	%	Given for the DAC in 12-bit configuration
$t_{SETTLING}^{(4)}$	Settling time (full scale: for a 10-bit input code transition between the lowest and the highest input codes when DAC_OUT reaches final value $\pm 4$ LSB	-	3	6	$\mu s$	$C_{LOAD} \leq 50$ pF, $R_{LOAD} \geq 5$ k $\Omega$
THD <sup>(4)</sup>	Total Harmonic Distortion Buffer ON	-	-	-	dB	$C_{LOAD} \leq 50$ pF, $R_{LOAD} \geq 5$ k $\Omega$
Update rate <sup>(2)</sup>	Max frequency for a correct DAC_OUT change when small variation in the input code (from code i to i+1LSB)	-	-	1	MS/s	$C_{LOAD} \leq 50$ pF, $R_{LOAD} \geq 5$ k $\Omega$
$t_{WAKEUP}^{(4)}$	Wakeup time from off state (Setting the ENx bit in the DAC Control register)	-	6.5	10	$\mu s$	$C_{LOAD} \leq 50$ pF, $R_{LOAD} \geq 5$ k $\Omega$ input code between lowest and highest possible ones.
PSRR+ <sup>(2)</sup>	Power supply rejection ratio (to $V_{DDA}$ ) (static DC measurement)	-	-67	-40	dB	No $R_{LOAD}$ , $C_{LOAD} = 50$ pF

1.  $V_{DDA}$  minimum value of 1.7 V is obtained with the use of an external power supply supervisor (refer to [Section 2.18.2: Internal reset OFF](#)).

2. Guaranteed by design.

3. The quiescent mode corresponds to a state where the DAC maintains a stable output level to ensure that no dynamic consumption occurs.

4. Guaranteed by characterization results.

**Figure 45. 12-bit buffered /non-buffered DAC**

1. The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the DAC\_CR register.

### 5.3.29 Communications interfaces

#### I<sup>2</sup>C interface characteristics

The I<sup>2</sup>C interface meets the timings requirements of the I<sup>2</sup>C-bus specification and user manual rev. 03 for:

- Standard-mode (Sm): with a bit rate up to 100 kbit/s
- Fast-mode (Fm): with a bit rate up to 400 kbit/s.
- Fast-mode Plus (Fm+): with a bit rate up to 1Mbit/s.

The I<sup>2</sup>C timings requirements are guaranteed by design when the I<sup>2</sup>C peripheral is properly configured (refer to RM0410 reference manual) and when the I<sup>2</sup>CCLK frequency is greater than the minimum shown in the table below:

**Table 83. Minimum I<sup>2</sup>CCLK frequency in all I<sup>2</sup>C modes**

Symbol	Parameter	Condition		Min	Unit
f(I <sup>2</sup> CCLK)	I <sup>2</sup> CCLK frequency	Standard-mode		2	MHz
		Fast-mode	Analog filter ON DNF=0	8	
			Analog filter OFF DNF=1	9	
		Fast-mode Plus	Analog filter ON DNF=0	16	
			Analog filter OFF DNF=1	16	

## I<sup>2</sup>S interface characteristics

Unless otherwise specified, the parameters given in [Table 86](#) for the I<sup>2</sup>S interface are derived from tests performed under the ambient temperature, f<sub>PCLKx</sub> frequency and V<sub>DD</sub> supply voltage conditions summarized in [Table 17](#), with the following configuration:

- Output speed is set to OSPEEDR[1:0] = 10
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5V<sub>DD</sub>

Refer to [Section 5.3.20: I/O port characteristics](#) for more details on the input/output alternate function characteristics (CK, SD, WS).

**Table 86. I<sup>2</sup>S dynamic characteristics<sup>(1)</sup>**


Symbol	Parameter	Conditions	Min	Max	Unit
f <sub>MCK</sub>	I <sup>2</sup> S Main clock output	-	256x8K	256xFs <sup>(2)</sup>	MHz
f <sub>CK</sub>	I <sup>2</sup> S clock frequency	Master data	-	64xFs	MHz
		Slave data	-	64xFs	
D <sub>CK</sub>	I <sup>2</sup> S clock frequency duty cycle	Slave receiver	30	70	%
t <sub>v(WS)</sub>	WS valid time	Master mode	-	3	ns
t <sub>h(WS)</sub>	WS hold time	Master mode	0	-	
t <sub>su(WS)</sub>	WS setup time	Slave mode	5	-	
t <sub>h(WS)</sub>	WS hold time	Slave mode	2	-	
t <sub>su(SD_MR)</sub>	Data input setup time	Master receiver	2.5	-	
t <sub>su(SD_SR)</sub>		Slave receiver	2.5	-	
t <sub>h(SD_MR)</sub>	Data input hold time	Master receiver	3.5	-	
t <sub>h(SD_SR)</sub>		Slave receiver	2	-	
t <sub>v(SD_ST)</sub>	Data output valid time	Slave transmitter (after enable edge)	-	12	
t <sub>v(SD_MT)</sub>		Master transmitter (after enable edge)	-	3	
t <sub>h(SD_ST)</sub>	Data output hold time	Slave transmitter (after enable edge)	5	-	
t <sub>h(SD_MT)</sub>		Master transmitter (after enable edge)	0	-	

1. Guaranteed by characterization results.

2. The maximum value of 256xFs is 49.152 MHz (APB1 maximum frequency).

**Note:** Refer to RM0410 reference manual I<sup>2</sup>S section for more details about the sampling frequency (F<sub>S</sub>). f<sub>MCK</sub>, f<sub>CK</sub>, and D<sub>CK</sub> values reflect only the digital peripheral behavior. The values of these parameters might be slightly impacted by the source clock precision. D<sub>CK</sub> depends mainly on the value of ODD bit. The digital contribution leads to a minimum value of (I2SDIV/(2\*I2SDIV+ODD) and a maximum value of (I2SDIV+ODD)/(2\*I2SDIV+ODD). F<sub>S</sub> maximum value is supported for each mode/condition.

Figure 56. ULPI timing diagram



ai17361c

Table 95. Dynamic characteristics: USB ULPI<sup>(1)</sup>

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$t_{SC}$	Control in (ULPI_DIR, ULPI_NXT) setup time	- 2.7 V < $V_{DD}$ < 3.6 V, $C_L = 20 \text{ pF}$	-	2	-	-
$t_{HC}$	Control in (ULPI_DIR, ULPI_NXT) hold time		-	1.5	-	-
$t_{SD}$	Data in setup time		-	2	-	-
$t_{HD}$	Data in hold time		-	1	-	-
$t_{DC}/t_{DD}$	Data/control output delay	- 1.7 V < $V_{DD}$ < 3.6 V, $C_L = 15 \text{ pF}$	-	6.5	8 6.5	ns 11

1. Guaranteed by characterization results.

### Ethernet characteristics


Unless otherwise specified, the parameters given in [Table 96](#), [Table 97](#) and [Table 98](#) for SMI, RMII and MII are derived from tests performed under the ambient temperature,  $f_{HCLK}$  frequency summarized in [Table 17](#), with the following configuration:

- Output speed is set to OSPEEDR[1:0] = 10
- Capacitive load  $C = 20 \text{ pF}$
- Measurement points are done at CMOS levels:  $0.5V_{DD}$ .

Refer to [Section 5.3.20: I/O port characteristics](#) for more details on the input/output characteristics.

[Table 96](#) gives the list of Ethernet MAC signals for the SMI (station management interface) and [Figure 57](#) shows the corresponding timing diagram.


**Figure 84. LQFP100, 14 x 14 mm, 100-pin low-profile quad flat package recommended footprint**



1. Dimensions are expressed in millimeters.

## 6.3 LQFP176 24 x 24 mm, low-profile quad flat package information

Figure 89. LQFP176, 24 x 24 mm, 176-pin low-profile quad flat package outline



1. Drawing is not to scale.


1T\_ME\_V2

**LQFP176 device marking of engineering samples**

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

**Figure 91. LQFP176, 24 x 24 mm, 176-pin low-profile quad flat package top view example**



1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.