E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M7
Core Size	32-Bit Single-Core
Speed	216MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I²C, IrDA, LINbus, MMC/SD/SDIO, QSPI, SAI, SPDIF, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	82
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	1.7V ~ 3.6V
Data Converters	A/D 16x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f765vgt6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

The STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx devices offer devices in 10 packages ranging from 100 pins to 216 pins. The set of included peripherals changes with the device chosen.

These features make the STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx microcontrollers suitable for a wide range of applications:

- Motor drive and application control
- Medical equipment
- Industrial applications: PLC, inverters, circuit breakers
- Printers, and scanners
- Alarm systems, video intercom, and HVAC
- Home audio appliances
- Mobile applications, Internet of Things
- Wearable devices: smartwatches.

Figure 2 shows the general block diagram of the device family



2.7 DMA controller (DMA)

The devices feature two general-purpose dual-port DMAs (DMA1 and DMA2) with 8 streams each. They are able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. They feature dedicated FIFOs for APB/AHB peripherals, support burst transfer and are designed to provide the maximum peripheral bandwidth (AHB/APB).

The two DMA controllers support circular buffer management, so that no specific code is needed when the controller reaches the end of the buffer. The two DMA controllers also have a double buffering feature, which automates the use and switching of two memory buffers without requiring any special code.

Each stream is connected to dedicated hardware DMA requests, with support for software trigger on each stream. The configuration is made by software and the transfer sizes between the source and the destination are independent.

The DMA can be used with the main peripherals:

- SPI and I²S
- I²C
- USART
- General-purpose, basic and advanced-control timers TIMx
- DAC
- SDMMC
- Camera interface (DCMI)
- ADC
- SAI
- SPDIFRX
- Quad-SPI
- HDMI-CEC
- JPEG codec
- DFSDM1





Figure 8. Regulator OFF

The following conditions must be respected:

- V_{DD} should always be higher than V_{CAP_1} and V_{CAP_2} to avoid current injection between power domains.
- If the time for V_{CAP_1} and V_{CAP_2} to reach V₁₂ minimum value is faster than the time for V_{DD} to reach 1.7 V, then PA0 should be kept low to cover both conditions: until V_{CAP_1} and V_{CAP_2} reach V₁₂ minimum value and until V_{DD} reaches 1.7 V (see *Figure 9*).
- Otherwise, if the time for V_{CAP_1} and V_{CAP_2} to reach V_{12} minimum value is slower than the time for V_{DD} to reach 1.7 V, then PA0 could be asserted low externally (see *Figure 10*).
- If V_{CAP_1} and V_{CAP_2} go below V_{12} minimum value and V_{DD} is higher than 1.7 V, then a reset must be asserted on PA0 pin.
- Note: The minimum value of V_{12} depends on the maximum frequency targeted in the application.



2.23.1 Advanced-control timers (TIM1, TIM8)

The advanced-control timers (TIM1, TIM8) can be seen as three-phase PWM generators multiplexed on 6 channels. They have complementary PWM outputs with programmable inserted dead times. They can also be considered as complete general-purpose timers. Their 4 independent channels can be used for:

- Input capture
- Output compare
- PWM generation (edge- or center-aligned modes)
- One-pulse mode output

If configured as standard 16-bit timers, they have the same features as the general-purpose TIMx timers. If configured as 16-bit PWM generators, they have full modulation capability (0-100%).

The advanced-control timer can work together with the TIMx timers via the Timer Link feature for synchronization or event chaining.

TIM1 and TIM8 support independent DMA request generation.

2.23.2 General-purpose timers (TIMx)

There are ten synchronizable general-purpose timers embedded in the STM32F76xxx devices (see *Table 6* for differences).

• TIM2, TIM3, TIM4, TIM5

The STM32F76xxx include 4 full-featured general-purpose timers: TIM2, TIM5, TIM3, and TIM4.The TIM2 and TIM5 timers are based on a 32-bit auto-reload up/downcounter and a 16-bit prescaler. The TIM3 and TIM4 timers are based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. They all feature 4 independent channels for input capture/output compare, PWM or one-pulse mode output. This gives up to 16 input capture/output compare/PWMs on the largest packages.

The TIM2, TIM3, TIM4, TIM5 general-purpose timers can work together, or with the other general-purpose timers and the advanced-control timers TIM1 and TIM8 via the Timer Link feature for synchronization or event chaining.

Any of these general-purpose timers can be used to generate PWM outputs.

TIM2, TIM3, TIM4, TIM5 all have independent DMA request generation. They are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 4 hall-effect sensors.

TIM9, TIM10, TIM11, TIM12, TIM13, and TIM14

These timers are based on a 16-bit auto-reload upcounter and a 16-bit prescaler. TIM10, TIM11, TIM13, and TIM14 feature one independent channel, whereas TIM9 and TIM12 have two independent channels for input capture/output compare, PWM or one-pulse mode output. They can be synchronized with the TIM2, TIM3, TIM4, TIM5 full-featured general-purpose timers. They can also be used as simple time bases.

2.23.3 Basic timers TIM6 and TIM7

These timers are mainly used for DAC trigger and waveform generation. They can also be used as a generic 16-bit time base.

TIM6 and TIM7 support independent DMA request generation.



DocID029041 Rev 4

features ⁽¹⁾	USART1/2/3/6	UART4/5/7/8
Smartcard mode	Х	-
Single-wire half-duplex communication	X	Х
IrDA SIR ENDEC block	X	Х
LIN mode	Х	Х
Dual clock domain	X	Х
Receiver timeout interrupt	Х	Х
Modbus communication	Х	Х
Auto baud rate detection	X	Х
Driver Enable	Х	Х

Table 8. USART implementation (continued)

1. X: supported.

2.26 Serial peripheral interface (SPI)/inter- integrated sound interfaces (I2S)

The devices feature up to six SPIs in slave and master modes in full-duplex and simplex communication modes. SPI1, SPI4, SPI5, and SPI6 can communicate at up to 54 Mbits/s, SPI2 and SPI3 can communicate at up to 25 Mbit/s. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable from 4 to 16 bits. The SPI interfaces support NSS pulse mode, TI mode and Hardware CRC calculation. All the SPIs can be served by the DMA controller.

Three standard I^2S interfaces (multiplexed with SPI1, SPI2 and SPI3) are available. They can be operated in master or slave mode, in simplex communication modes, and can be configured to operate with a 16-/32-bit resolution as an input or output channel. Audio sampling frequencies from 8 kHz up to 192 kHz are supported. When either or both of the I^2S interfaces is/are configured in master mode, the master clock can be output to the external DAC/CODEC at 256 times the sampling frequency.

All I2Sx can be served by the DMA controller.

2.27 Serial audio interface (SAI)

The devices embed two serial audio interfaces.

The serial audio interface is based on two independent audio subblocks which can operate as transmitter or receiver with their FIFO. Many audio protocols are supported by each block: I2S standards, LSB or MSB-justified, PCM/DSP, TDM, AC'97 and SPDIF output, supporting audio sampling frequencies from 8 kHz up to 192 kHz. Both subblocks can be configured in master or in slave mode.

In master mode, the master clock can be output to the external DAC/CODEC at 256 times of the sampling frequency.

The two sub-blocks can be configured in synchronous mode when full-duplex mode is required.



DocID029041 Rev 4

			I	Pin N	umbe	ər									
	S S	TM32 TM32	2F765 2F767	xx xx		ST ST	FM321 FM32	F768/ F769:	Ax xx	reset					
LQFP100	LQFP144	UFBGA176	LQFP176	LQFP208	TFBGA216	WLCSP180 ⁽¹⁾	LQFP176	LQFP208	TFBGA216	Pin name (function after	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	128	A8	156	182	В3	C7	156	182	В3	PG13	I/O	FT	-	TRACED0, LPTIM1_OUT, SPI6_SCK, USART6_CTS, ETH_MII_TXD0/ETH_RMII _TXD0, FMC_A24, LCD_R0, EVENTOUT	-
-	129	A7	157	183	A4	NC	157	183	A4	PG14	I/O	FT	-	TRACED1, LPTIM1_ETR, SPI6_MOSI, USART6_TX, QUADSPI_BK2_IO3, ETH_MII_TXD1/ETH_RMII _TXD1, FMC_A25, LCD_B0, EVENTOUT	-
-	130	D7	158	184	F7	A8	158	184	F7	VSS	s	-	-	-	-
-	131	C7	159	185	E8	B8	159	185	E8	VDD	S	-	-	-	-
-	-	-	-	186	D8	NC	-	186	D8	PK3	I/O	FT	-	LCD_B4, EVENTOUT	-
-	-	-	-	187	D7	NC	-	187	D7	PK4	I/O	FT	-	LCD_B5, EVENTOUT	-
-	-	-	-	188	C6	NC	-	188	C6	PK5	I/O	FT	-	LCD_B6, EVENTOUT	-
-	-	-	-	189	C5	NC	-	189	C5	PK6	I/O	FT	-	LCD_B7, EVENTOUT	-
-	-	-	-	190	C4	NC	-	190	C4	PK7	I/O	FT	-	LCD_DE, EVENTOUT	-
-	132	В7	160	191	В7	F9	160	191	В7	PG15	I/O	FT	-	USART6_CTS, FMC_SDNCAS, DCMI_D13, EVENTOUT	-
89	133	A10	161	192	A10	E8	161	192	A10	PB3 (JTDO/ TRACES WO)	I/O	FT	-	JTDO/TRACESWO, TIM2_CH2, SPI1_SCK/I2S1_CK, SPI3_SCK/I2S3_CK, SPI6_SCK, SDMMC2_D2, CAN3_RX, UART7_RX, EVENTOUT	-
90	134	A9	162	193	A9	D8	162	193	A9	PB4(NJT RST)	I/O	FT	-	NJTRST, TIM3_CH1, SPI1_MISO, SPI3_MISO, SPI2_NSS/I2S2_WS, SPI6_MISO, SDMMC2_D3, CAN3_TX, UART7_TX, EVENTOUT	-

Table 10. STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx pin and ball definitions (continued)

DocID029041 Rev 4



				Pin N	umb	er									
	S S	TM32 TM32	2F765 2F767	xx xx		ST ST	FM32 FM32	F768/ F769:	Ax xx	reset					
LQFP100	LQFP144	UFBGA176	LQFP176	LQFP208	TFBGA216	WLCSP180 ⁽¹⁾	LQFP176	LQFP208	TFBGA216	Pin name (function after	Pin type	I/O structure	Notes	Alternate functions	Additional functions
96	140	B4	168	199	В4	D9	168	199	В4	PB9	I/O	FT	-	I2C4_SDA, TIM4_CH4, TIM11_CH1, I2C1_SDA, SPI2_NSS/I2S2_WS, DFSDM1_DATIN7, UART5_TX, CAN1_TX, SDMMC2_D5, I2C4_SMBA, SDMMC1_D5, DCMI_D7, LCD_B7, EVENTOUT	-
97	141	A4	169	200	A6	C9	169	200	A6	PE0	I/O	FT	-	TIM4_ETR, LPTIM1_ETR, UART8_RX, SAI2_MCLK_A, FMC_NBL0, DCMI_D2, EVENTOUT	-
98	142	A3	170	201	A5	B10	170	201	A5	PE1	I/O	FT	-	LPTIM1_IN2, UART8_TX, FMC_NBL1, DCMI_D3, EVENTOUT	-
99	-	D5	-	202	F6	A11	-	202	F6	VSS	s	-	-	-	-
-	143	C6	171	203	E5	C10	171	203	E5	PDR_ON	s	-	-	-	-
10 0	144	C5	172	204	E7	B11	172	204	E7	VDD	s	-	-	-	-
-	-	D4	173	205	C3	D10	173	205	C3	Pl4	I/O	FT	-	TIM8_BKIN, SAI2_MCLK_A, FMC_NBL2, DCMI_D5, LCD_B4, EVENTOUT	-
-	-	C4	174	206	D3	D11	174	206	D3	PI5	I/O	FT	-	TIM8_CH1, SAI2_SCK_A, FMC_NBL3, DCMI_VSYNC, LCD_B5, EVENTOUT	-
-	-	C3	175	207	D6	C11	175	207	D6	PI6	1/0	FT	-	TIM8_CH2, SAI2_SD_A, FMC_D28, DCMI_D6, LCD_B6, EVENTOUT	-
-	-	C2	176	208	D4	B12	176	208	D4	PI7	I/O	FT	-	TIM8_CH3, SAI2_FS_A, FMC_D29, DCMI_D7, LCD_B7, EVENTOUT	-

Table 10. STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx pin and ball definitions (continued)



Typical and maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in input mode with a static value at V_{DD} or V_{SS} (no load).
- All peripherals are disabled except if it is explicitly mentioned.
- The Flash memory access time is adjusted both to f_{HCLK} frequency and V_{DD} range (see *Table 18: Limitations depending on the operating power supply range*).
- When the regulator is ON, the voltage scaling and over-drive mode are adjusted to f_{HCLK} frequency as follows:
 - Scale 3 for $f_{HCLK} \le 144$ MHz
 - Scale 2 for 144 MHz < $f_{HCLK} \le$ 168 MHz
 - Scale 1 for 168 MHz < $f_{HCLK} \le 216$ MHz. The over-drive is only ON at 216 MHz.
- When the regulator is OFF, the V12 is provided externally as described in *Table 17: General operating conditions*:
- The system clock is HCLK, $f_{PCLK1} = f_{HCLK}/4$, and $f_{PCLK2} = f_{HCLK}/2$.
- External clock frequency is 25 MHz and PLL is ON when f_{HCLK} is higher than 25 MHz.
- The typical current consumption values are obtained for 1.7 V \leq V_{DD} \leq 3.6 V voltage range and for T_A= 25 °C unless otherwise specified.
- The maximum values are obtained for $1.7 \text{ V} \le \text{V}_{\text{DD}} \le 3.6 \text{ V}$ voltage range and a maximum ambient temperature (T_A) unless otherwise specified.
- For the voltage range $1.7 \text{ V} \le \text{V}_{\text{DD}} \le 3.6 \text{ V}$, the maximum frequency is 180 MHz.

Table 24. Typical and maximum current consumption in Run mode, code with data processing
running from ITCM RAM, regulator ON

Sympol	Doromotor	Conditions	£ (MU-)	f (MHz) Tup		Max ⁽¹⁾				
Symbol	Farameter			тур	T _A = 25 °C	T _A = 85 °C	T _A = 105 °C	Unit		
			216	193	221 ⁽⁴⁾	258 ⁽⁴⁾	-			
			200	179	207	244	279			
			180	159	176 ⁽⁴⁾	210 ⁽⁴⁾	238 ⁽⁴⁾			
		All peripherals enabled ⁽²⁾⁽³⁾	168	142	156	187	211			
	Supply current in RUN mode		144	122	135	167	190			
			60	49	55	81	103			
1			25	23	28	54	76	mA		
DD		I mode	216	95	107 ⁽⁴⁾	153 ⁽⁴⁾	-			
			200	88	100	146	180			
			180	78	88 ⁽⁴⁾	122 ⁽⁴⁾	147 ⁽⁴⁾			
		All peripherals disabled ⁽³⁾	168	70	78	109	133			
			144	60	68	99	123			
			60	24	29	55	76			
			25	12	16	42	63			

1. Guaranteed by characterization results, unless otherwise specified.



- 2. When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI are ON, an additional power consumption should be considered.
- 3. When the ADC is ON (ADON bit set in the ADC_CR2 register), add an additional power consumption of 1.73 mA per ADC for the analog part.
- 4. Guaranteed by test in production.

Table 25. Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (Single bank mode, ART ON except prefetch / L1-cache ON) or SRAM on AXI (L1-cache ON), regulator ON

							Unit		
Symbol	Parameter	Conditions	f _{HCLK} (MHz)	Тур	T _A = 25 °C	T _A = 85 °C	T _A = 105 °C	Unit	
			216	190	219	255	-		
			200	177	205	241	268		
			180	157	173	208	228		
		All peripherals enabled ⁽²⁾⁽³⁾	168	139	153	185	204		
	Supply current in RUN mode		144	107	117	144	161		
			60	48	54	81	98		
					25	23	28	54	71
^I DD		JN mode	216	92	104	150	-		
			200	86	97	143	170		
			180	76	85	119	140		
		All peripherals disabled ⁽³⁾	168	67	75	107	126		
			144	52	58	84	101		
			60	23	28	54	71		
			25	11	15	42	56		

1. Guaranteed by characterization results.

2. When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI are ON, an additional power consumption should be considered.

3. When the ADC is ON (ADON bit set in the ADC_CR2 register), add an additional power consumption of 1.73 mA per ADC for the analog part.



Table 26. Typical and maximum current consumption in Run mode, code with data processing
running from Flash memory (Dual bank mode, ART ON except prefetch / L1-cache ON),
regulator ON

Symbol	Deremeter	Conditions	£ (ML)-)	Тур		Max ⁽¹⁾				
Symbol	Parameter	Conditions		тур	T _A = 25 °C	T _A = 85 °C	T _A = 105 °C	Unit		
			216	190	219	255	-			
			200	177	204	242	268			
			180	157	173	208	228			
		All peripherals enabled ⁽²⁾⁽³⁾	168	139	153	185	204			
	Supply current in RUN mode		144	107	117	144	161			
			60	48	54	81	98			
			25	23	28	54	71	mA		
'DD		All peripherals disabled ⁽³⁾	216	92	104	150	-			
			200	86	97	143	170			
			180	76	85	119	140			
			168	67	75	107	126			
			144	52	58	84	101			
			60	23	28	54	71			
			25	11	15	42	59			

1. Guaranteed by characterization results.

2. When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI are ON, an additional power consumption should be considered.

3. When the ADC is ON (ADON bit set in the ADC_CR2 register), add an additional power consumption of 1.73 mA per ADC for the analog part.



Symbol	Ratings	Conditions	Class	Maximum value ⁽¹⁾	Unit
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	T _A = +25 °C conforming to ANSI/ESDA/JEDEC JS-001-2012	2	2000	V
V _{ESD(CDM)}	Electrostatic discharge voltage (charge device model)	T _A = +25 °C conforming to ANSI/ESD S5.3.1-2009, all the packages	3	250	v

Table 62. ESD absolute maximum ratings

1. Guaranteed by characterization results.

Static latchup

Two complementary static tests are required on six parts to assess the latchup performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latchup standard.

Table 63. Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	$T_A = +105 \text{ °C conforming to JESD78A}$	II level A

5.3.19 I/O current injection characteristics

As a general rule, a current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DD} (for standard, 3 V-capable I/O pins) should be avoided during the normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when an abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during the device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (>5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of – 5 μ A/+0 μ A range), or other functional failure (for example reset, oscillator frequency deviation).

A negative induced leakage current is caused by negative injection and positive induced leakage current by positive injection.

The test results are given in Table 64.



Symbol	Parameter	Conditions	Min	Max	Unit
V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin	$\begin{array}{c} \text{CMOS port}^{(2)} \\ \text{I}_{\text{IO}} = +8 \text{ mA} \\ \text{2.7 V} \leq \text{V}_{\text{DD}} \leq 3.6 \text{ V} \end{array}$	-	0.4	
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin except PC14	CMOS port ⁽²⁾ $I_{IO} = -8 \text{ mA}$ 2.7 V $\leq V_{DD} \leq 3.6 \text{ V}$	V _{DD} - 0.4	-	V
V _{OH} ⁽³⁾	Output high level voltage for PC14	CMOS port ⁽²⁾ $I_{IO} = -2 \text{ mA}$ 2.7 V $\leq V_{DD} \leq 3.6 \text{ V}$	V _{DD} – 0.4		
V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin	$\begin{array}{c} \text{TTL port}^{(2)}\\ \text{I}_{\text{IO}}=+8\text{mA}\\ 2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 3.6 \text{ V} \end{array}$	-	0.4	V
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin except PC14	$\begin{array}{l} \text{TTL port}^{(2)}\\ \text{I}_{\text{IO}} = -8\text{mA}\\ 2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 3.6 \text{ V} \end{array}$	2.4	-	v
V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin	I_{IO} = +20 mA 2.7 V \leq V _{DD} \leq 3.6 V	-	1.3 ⁽⁴⁾	V
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin except PC14	I_{IO} = -20 mA 2.7 V \leq V _{DD} \leq 3.6 V	V _{DD} -1.3 ⁽⁴⁾	-	
V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin	$I_{IO} = +6 \text{ mA}$ $1.8 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	-	0.4 ⁽⁴⁾	V
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin except PC14	I_{IO} = -6 mA 1.8 V \leq V _{DD} \leq 3.6 V	V _{DD} -0.4 ⁽⁴⁾	-	
V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin	$I_{IO} = +4 \text{ mA}$ $1.7 \text{ V} \le V_{DD} \le 3.6 \text{V}$	-	0.4 ⁽⁵⁾	
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin except PC14	$I_{IO} = -4 \text{ mA}$ $1.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{V}$	V _{DD} -0.4 ⁽⁵⁾	-	V
V _{OH} ⁽³⁾	Output high level voltage for PC14	$I_{IO} = -1 \text{ mA}$ 1.7 V \leq V _{DD} \leq 3.6V	V _{DD} -0.4 ⁽⁵⁾	-	

Table 66. Output voltage characteristics

1. The I_{IO} current sunk by the device must always respect the absolute maximum rating specified in *Table 15*. and the sum of I_{IO} (I/O ports and control pins) must not exceed I_{VSS}.

2. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

3. The I_{IO} current sourced by the device must always respect the absolute maximum rating specified in Table 15 and the sum of I_{IO} (I/O ports and control pins) must not exceed I_{VDD}.

- 4. Based on characterization data.
- 5. Guaranteed by design.

Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 39* and *Table 67*, respectively.



5.3.21 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R_{PU} (see *Table 65: I/O static characteristics*).

Unless otherwise specified, the parameters given in *Table 68* are derived from tests performed under the ambient temperature and V_{DD} supply voltage conditions summarized in *Table 17*.

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
R _{PU}	Weak pull-up equivalent resistor ⁽¹⁾	$V_{IN} = V_{SS}$	30	40	50	kΩ
V _{F(NRST)} ⁽²⁾	NRST Input filtered pulse	-	-	-	100	ns
V _{NF(NRST)} ⁽²⁾	NRST Input not filtered pulse	V _{DD} > 2.7 V	300	-	-	ns
T _{NRST_OUT}	Generated reset pulse duration	Internal Reset source	20	-	-	μs

Table 68. NRST pin characterist

1. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance must be minimum (~10% order).

2. Guaranteed by design.





1. The reset network protects the device against parasitic resets.

2. The user must ensure that the level on the NRST pin can go below the V_{IL(NRST)} max level specified in *Table 68.* Otherwise the reset is not taken into account by the device.







- 1. See also Table 73.
- 2. Example of an actual transfer curve.
- 3. Ideal transfer curve.
- 4 End point correlation line.

 E_T = Total Unadjusted Error: maximum deviation between the actual and the ideal transfer curves. EO = Offset Error: deviation between the first actual transition and the first ideal one. 5.

EG = Gain Error: deviation between the last ideal transition and the last actual one. ED = Differential Linearity Error: maximum deviation between actual steps and the ideal one. EL = Integral Linearity Error: maximum deviation between any actual transition and the end point correlation line.





- 1. Refer to Table 71 for the values of RAIN, RADC and CADC.
- $C_{parasitic}$ represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 5 pF). A high $C_{parasitic}$ value downgrades conversion accuracy. To remedy this, f_{ADC} should be reduced. 2.



JATG/SWD characteristics

Unless otherwise specified, the parameters given in *Table 87* for JTAG/SWD are derived from tests performed under the ambient temperature, f_{HCLK} frequency and VDD supply voltage conditions summarized in *Table 17*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C=30 pF
- Measurement points are performed at CMOS levels: 0.5V_{DD}

Refer to Section 5.3.20: I/O port characteristics for more details on the input/output alternate function characteristics (SCK,SD,WS).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
F _{pp}		2.7V <vdd< 3.6v<="" td=""><td>-</td><td>-</td><td>40</td><td></td></vdd<>	-	-	40	
1/t _{c(TCK)}	TCK clock frequency	1.71 <vdd< 3.6v<="" td=""><td>-</td><td>-</td><td>35</td><td>MHz</td></vdd<>	-	-	35	MHz
t _{w(TCKH)}	SCK high and low time	e - T _{PCL} e	T _{DOLK} = 1	T _{PCLK}	T _{PCLK} + 1	
t _{w(TCKL)}			'PCLK '			
t _{su(TMS)}	TMS input setup time	-	3	-	-	
t _{h(TMS)}	TMS input hold time	-	0	-	-	
t _{su(TDI)}	TDI input setup time	-	0.5	-	-	ns
t _{h(TDI)}	TDI input hold time	-	2	-	-	
t _{ov (TDO)}	TDO output valid time	2.7V <vdd< 3.6v<="" td=""><td>-</td><td>9</td><td>11</td><td></td></vdd<>	-	9	11	
		1.71 <vdd< 3.6v<="" td=""><td>-</td><td>9</td><td>13</td><td></td></vdd<>	-	9	13	
t _{oh(TDO)}	TDO output hold time	-	7.5	-	-	

Table 87. Dynamics characteristics: JTAG characteristics



- 1. Guaranteed by design.
- 2. Measured from 10% to 90% of the data signal. For more detailed informations, please refer to USB Specification Chapter 7 (version 2.0).
- 3. No external termination series resistors are required on DP (D+) and DM (D-) pins since the matching impedance is included in the embedded driver.

USB high speed (HS) characteristics

Unless otherwise specified, the parameters given in *Table 95* for ULPI are derived from tests performed under the ambient temperature, f_{HCLK} frequency summarized in *Table 94* and V_{DD} supply voltage conditions summarized in *Table 93*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11, unless otherwise specified
- Capacitive load C = 20 pF, unless otherwise specified
- Measurement points are done at CMOS levels: 0.5V_{DD}.

Refer to Section 5.3.20: I/O port characteristics for more details on the input/output characteristics.

Symbol		Parameter	Min. ⁽¹⁾	Max. ⁽¹⁾	Unit
Input level	V _{DD}	USB OTG HS operating voltage	1.7	3.6	V

Table 93. USB HS DC electrical characteristics

1. All the voltages are measured from the local ground potential.

Symbol	Parameter		Min	Тур	Мах	Unit	
-	f _{HCLK} value to guarantee proper operation of USB HS interface		30	-	-	MHz	
F _{START_8BIT}	Frequency (first transition)	8-bit ±10%	54	60	66	MHz	
F _{STEADY}	Frequency (steady state) ±500 ppm		59.97	60	60.03	MHz	
D _{START_8BIT}	Duty cycle (first transition)	8-bit ±10%	40	50	60	%	
D _{STEADY}	Duty cycle (steady state) ±500 ppm		49.975	50	50.025	%	
t _{STEADY}	Time to reach the steady state frequency and duty cycle after the first transition		-	-	1.4	ms	
t _{START_DEV}	Clock startup time after the	Peripheral	-	-	5.6	me	
t _{START_HOST}	de-assertion of SuspendM	Host	-	-	-	1115	
t _{PREP}	PHY preparation time after the first transition of the input clock		-	_	-	μs	

Table 94. USB HS clock timing parameters⁽¹⁾

1. Guaranteed by design.





Figure 65. Synchronous multiplexed NOR/PSRAM read timings



LQFP100 device making

Pin 1 identifier

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.



Figure 85. LQFP100, 14 x 14 mm, 100-pin low-profile guad flat package

1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.



MS41045V1

TFBGA216 device marking

The following figure gives an example of topside marking orientation versus ball A1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.





 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.



6.8 Thermal characteristics

The maximum chip-junction temperature, ${\sf T}_{\sf J}$ max, in degrees Celsius, may be calculated using the following equation:

 $T_J \max = T_A \max + (P_D \max x \Theta_{JA})$

Where:

- T_A max is the maximum ambient temperature in °C,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in °C/W,
- P_D max is the sum of P_{INT} max and P_{I/O} max (P_D max = P_{INT} max + P_{I/O}max),
- P_{INT} max is the product of I_{DD} and V_{DD}, expressed in Watts. This is the maximum chip internal power.

P_{I/O} max represents the maximum power dissipation on output pins where:

 $\mathsf{P}_{\mathsf{I}/\mathsf{O}} \max = \Sigma \left(\mathsf{V}_{\mathsf{OL}} \times \mathsf{I}_{\mathsf{OL}}\right) + \Sigma((\mathsf{V}_{\mathsf{DD}} - \mathsf{V}_{\mathsf{OH}}) \times \mathsf{I}_{\mathsf{OH}}),$

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.

Symbol	Parameter	Value	Unit
Θ _{JA}	Thermal resistance junction-ambient LQFP100 - 14 × 14 mm / 0.5 mm pitch	43	
	Thermal resistance junction-ambient WLCSP180 - 0.4 mm pitch	30	
	Thermal resistance junction-ambient LQFP144 - 20 × 20 mm / 0.5 mm pitch	40	
	Thermal resistance junction-ambient LQFP176 - 24 × 24 mm / 0.5 mm pitch	38	°C/W
	Thermal resistance junction-ambient LQFP208 - 28 × 28 mm / 0.5 mm pitch	19	
	Thermal resistance junction-ambient UFBGA176 - 10× 10 mm / 0.5 mm pitch	39	
	Thermal resistance junction-ambient TFBGA216 - 13 × 13 mm / 0.8 mm pitch	29	

Table 135. Package thermal characteristics

Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org.

