



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                               |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                        |
| Core Processor             | ARM® Cortex® -M7                                                                                                                                              |
| Core Size                  | 32-Bit Single-Core                                                                                                                                            |
| Speed                      | 216MHz                                                                                                                                                        |
| Connectivity               | CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, IrDA, LINbus, MMC/SD/SDIO, QSPI, SAI, SPDIF, SPI, UART/USART, USB OTG                                            |
| Peripherals                | Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT                                                                                                  |
| Number of I/O              | 82                                                                                                                                                            |
| Program Memory Size        | 1MB (1M x 8)                                                                                                                                                  |
| Program Memory Type        | FLASH                                                                                                                                                         |
| EEPROM Size                | -                                                                                                                                                             |
| RAM Size                   | 512K x 8                                                                                                                                                      |
| Voltage - Supply (Vcc/Vdd) | 1.7V ~ 3.6V                                                                                                                                                   |
| Data Converters            | A/D 16x12b; D/A 2x12b                                                                                                                                         |
| Oscillator Type            | Internal                                                                                                                                                      |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                             |
| Mounting Type              | Surface Mount                                                                                                                                                 |
| Package / Case             | 100-LQFP                                                                                                                                                      |
| Supplier Device Package    | 100-LQFP (14x14)                                                                                                                                              |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f765vgt6tr">https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f765vgt6tr</a> |

|          |                                                               |            |
|----------|---------------------------------------------------------------|------------|
| <b>4</b> | <b>Memory mapping</b>                                         | <b>106</b> |
| <b>5</b> | <b>Electrical characteristics</b>                             | <b>111</b> |
| 5.1      | Parameter conditions                                          | 111        |
| 5.1.1    | Minimum and maximum values                                    | 111        |
| 5.1.2    | Typical values                                                | 111        |
| 5.1.3    | Typical curves                                                | 111        |
| 5.1.4    | Loading capacitor                                             | 111        |
| 5.1.5    | Pin input voltage                                             | 111        |
| 5.1.6    | Power supply scheme                                           | 112        |
| 5.1.7    | Current consumption measurement                               | 114        |
| 5.2      | Absolute maximum ratings                                      | 114        |
| 5.3      | Operating conditions                                          | 116        |
| 5.3.1    | General operating conditions                                  | 116        |
| 5.3.2    | VCAP1/VCAP2 external capacitor                                | 118        |
| 5.3.3    | Operating conditions at power-up / power-down (regulator ON)  | 119        |
| 5.3.4    | Operating conditions at power-up / power-down (regulator OFF) | 119        |
| 5.3.5    | Reset and power control block characteristics                 | 119        |
| 5.3.6    | Over-drive switching characteristics                          | 121        |
| 5.3.7    | Supply current characteristics                                | 121        |
| 5.3.8    | Wakeup time from low-power modes                              | 139        |
| 5.3.9    | External clock source characteristics                         | 140        |
| 5.3.10   | Internal clock source characteristics                         | 145        |
| 5.3.11   | PLL characteristics                                           | 147        |
| 5.3.12   | PLL spread spectrum clock generation (SSCG) characteristics   | 149        |
| 5.3.13   | MIPI D-PHY characteristics                                    | 151        |
| 5.3.14   | MIPI D-PHY PLL characteristics                                | 154        |
| 5.3.15   | MIPI D-PHY regulator characteristics                          | 155        |
| 5.3.16   | Memory characteristics                                        | 156        |
| 5.3.17   | EMC characteristics                                           | 159        |
| 5.3.18   | Absolute maximum ratings (electrical sensitivity)             | 160        |
| 5.3.19   | I/O current injection characteristics                         | 161        |
| 5.3.20   | I/O port characteristics                                      | 162        |
| 5.3.21   | NRST pin characteristics                                      | 168        |
| 5.3.22   | TIM timer characteristics                                     | 169        |
| 5.3.23   | RTC characteristics                                           | 169        |
| 5.3.24   | 12-bit ADC characteristics                                    | 169        |

# 1 Description

The STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx devices are based on the high-performance ARM® Cortex®-M7 32-bit RISC core operating at up to 216 MHz frequency. The Cortex®-M7 core features a floating point unit (FPU) which supports ARM® double-precision and single-precision data-processing instructions and data types. It also implements a full set of DSP instructions and a memory protection unit (MPU) which enhances the application security.

The STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx devices incorporate high-speed embedded memories with a Flash memory up to 2 Mbytes, 512 Kbytes of SRAM (including 128 Kbytes of Data TCM RAM for critical real-time data), 16 Kbytes of instruction TCM RAM (for critical real-time routines), 4 Kbytes of backup SRAM available in the lowest power modes, and an extensive range of enhanced I/Os and peripherals connected to two APB buses, two AHB buses, a 32-bit multi-AHB bus matrix and a multi layer AXI interconnect supporting internal and external memories access.

All the devices offer three 12-bit ADCs, two DACs, a low-power RTC, twelve general-purpose 16-bit timers including two PWM timers for motor control, two general-purpose 32-bit timers, a true random number generator (RNG). They also feature standard and advanced communication interfaces.


- Up to four I<sup>2</sup>Cs
- Six SPIs, three I<sup>2</sup>Ss in half-duplex mode. To achieve audio class accuracy, the I<sup>2</sup>S peripherals can be clocked via a dedicated internal audio PLL or via an external clock to allow synchronization.
- Four USARTs plus four UARTs
- An USB OTG full-speed and a USB OTG high-speed with full-speed capability (with the ULPI)
- Three CANs
- Two SAI serial audio interfaces
- Two SDMMC host interfaces
- Ethernet and camera interfaces
- LCD-TFT display controller
- Chrom-ART Accelerator™
- SPDIFRX interface
- HDMI-CEC

Advanced peripherals include two SDMMC interfaces, a flexible memory control (FMC) interface, a Quad-SPI Flash memory interface, a camera interface for CMOS sensors. Refer to [Table 2: STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx features and peripheral counts](#) for the list of peripherals available on each part number.

The STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx devices operate in the –40 to +105 °C temperature range from a 1.7 to 3.6 V power supply. Dedicated supply inputs for USB (OTG\_FS and OTG\_HS) and SDMMC2 (clock, command and 4-bit data) are available on all the packages except LQFP100 for a greater power supply choice.


The supply voltage can drop to 1.7 V with the use of an external power supply supervisor (refer to [Section 2.18.2: Internal reset OFF](#)). A comprehensive set of power-saving mode allows the design of low-power applications.

Figure 2. STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx block diagram



1. The timers connected to APB2 are clocked from TIMxCLK up to 216 MHz, while the timers connected to APB1 are clocked from TIMxCLK either up to 108 MHz or 216 MHz depending on TIMPRE bit configuration in the RCC\_DCKCFGR register.

Figure 8. Regulator OFF



The following conditions must be respected:

- $V_{DD}$  should always be higher than  $V_{CAP\_1}$  and  $V_{CAP\_2}$  to avoid current injection between power domains.
- If the time for  $V_{CAP\_1}$  and  $V_{CAP\_2}$  to reach  $V_{12}$  minimum value is faster than the time for  $V_{DD}$  to reach 1.7 V, then PA0 should be kept low to cover both conditions: until  $V_{CAP\_1}$  and  $V_{CAP\_2}$  reach  $V_{12}$  minimum value and until  $V_{DD}$  reaches 1.7 V (see [Figure 9](#)).
- Otherwise, if the time for  $V_{CAP\_1}$  and  $V_{CAP\_2}$  to reach  $V_{12}$  minimum value is slower than the time for  $V_{DD}$  to reach 1.7 V, then PA0 could be asserted low externally (see [Figure 10](#)).
- If  $V_{CAP\_1}$  and  $V_{CAP\_2}$  go below  $V_{12}$  minimum value and  $V_{DD}$  is higher than 1.7 V, then a reset must be asserted on PA0 pin.

**Note:** The minimum value of  $V_{12}$  depends on the maximum frequency targeted in the application.

- 16-bit RGB, configurations 1, 2, and 3
  - 18-bit RGB, configurations 1 and 2
  - 24-bit RGB
- Programmable polarity of all LTDC interface signals
- Extended resolutions beyond the DPI standard
- Maximum resolution of 800x480 pixels:
- Maximum resolution is limited by available DSI physical link bandwidth:
  - Number of lanes: 2
  - Maximum speed per lane: 500 Mbps1Gbps

### **Adapted interface features**


Support for sending large amounts of data through the memory\_write\_start(WMS) and memory\_write\_continue(WMC) DCS commands

- LTDC interface color coding mappings into 24-bit interface:
  - 16-bit RGB, configurations 1, 2, and 3
  - 18-bit RGB, configurations 1 and 2
  - 24-bit RGB

### **Video mode pattern generator:**

- Vertical and horizontal color bar generation without LTDC stimuli
- BER pattern without LTDC stimuli

Figure 20. STM32F769xx TFBGA216 ballout



1. The above figure shows the package top view.

Table 9. Legend/abbreviations used in the pinout table

| Name                 | Abbreviation                                                                                                                          | Definition                                         |
|----------------------|---------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------|
| Pin name             | Unless otherwise specified in brackets below the pin name, the pin function during and after reset is the same as the actual pin name |                                                    |
| Pin type             | S                                                                                                                                     | Supply pin                                         |
|                      | I                                                                                                                                     | Input only pin                                     |
|                      | I/O                                                                                                                                   | Input / output pin                                 |
| I/O structure        | FT                                                                                                                                    | 5 V tolerant I/O                                   |
|                      | TTa                                                                                                                                   | 3.3 V tolerant I/O directly connected to ADC       |
|                      | B                                                                                                                                     | Dedicated BOOT pin                                 |
|                      | RST                                                                                                                                   | Bidirectional reset pin with weak pull-up resistor |
| Notes                | Unless otherwise specified by a note, all I/Os are set as floating inputs during and after reset                                      |                                                    |
| Alternate functions  | Functions selected through GPIOx_AFR registers                                                                                        |                                                    |
| Additional functions | Functions directly selected/enabled through peripheral registers                                                                      |                                                    |

Table 10. STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx pin and ball definitions

| Pin Number                 |         |          |         |         |          |                            |         |         |          | Pin name (function after reset) | Pin type | I/O structure | Notes | Alternate functions                                                               | Additional functions |
|----------------------------|---------|----------|---------|---------|----------|----------------------------|---------|---------|----------|---------------------------------|----------|---------------|-------|-----------------------------------------------------------------------------------|----------------------|
| STM32F765xx<br>STM32F767xx |         |          |         |         |          | STM32F768Ax<br>STM32F769xx |         |         |          |                                 |          |               |       |                                                                                   |                      |
| LQFP100                    | LQFP144 | UFBGA176 | LQFP176 | LQFP208 | TFBGA216 | WLCSP180 <sup>(1)</sup>    | LQFP176 | LQFP208 | TFBGA216 |                                 |          |               |       |                                                                                   |                      |
| 1                          | 1       | A2       | 1       | 1       | A3       | E10                        | 1       | 1       | A3       | PE2                             | I/O      | FT            | -     | TRACECLK, SPI4_SCK, SAI1_MCLK_A, QUADSPI_BK1_IO2, ETH_MII_TXD3, FMC_A23, EVENTOUT | -                    |
| 2                          | 2       | A1       | 2       | 2       | A2       | F10                        | 2       | 2       | A2       | PE3                             | I/O      | FT            | -     | TRACED0, SAI1_SD_B, FMC_A19, EVENTOUT                                             | -                    |



**Table 12. STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx alternate function mapping (continued)**

| Port   |      | AF0     | AF1               | AF2      | AF3                            | AF4                   | AF5                                    | AF6                                        | AF7                                                    | AF8                                        | AF9                                | AF10                                                 | AF11                       | AF12                           | AF13         | AF14       | AF15      |
|--------|------|---------|-------------------|----------|--------------------------------|-----------------------|----------------------------------------|--------------------------------------------|--------------------------------------------------------|--------------------------------------------|------------------------------------|------------------------------------------------------|----------------------------|--------------------------------|--------------|------------|-----------|
|        |      | SYS     | I2C4/UART5/TIM1/2 | TIM3/4/5 | TIM8/9/10/11/LPTIM1/DFSDM1/CEC | I2C1/2/3/4/USART1/CEC | SPI1/I2S1/SPI2/I2S2/SPI3/I2S3/SPI4/5/6 | SPI2/I2S2/SPI3/I2S3/SAI1/I2C4/UART4/DFSDM1 | SPI2/I2S2/SPI3/I2S3/SPI6/USART1/2/3/UART5/DFSDM1/SPDIF | SPI6/SAI2/USART6/USART4/5/7/8/OTG_FS/SPDIF | CAN1/2/TIM12/13/14/QUADSPI/FMC/LCD | SAI2/QUADSPI/SDMMC2/DFSDM1/OTG_HS/TG2_HS/OTG1_FS/LCD | I2C4/CAN3/SDMMC2/ETH       | UART7/FMC/SDMMC1/MDIOS/OTG2_FS | DCMI/LCD/DSI | LCD        | SYS       |
| Port C | PC0  | -       | -                 | -        | DFSDM1_CKIN0                   | -                     | -                                      | DFSDM1_DATIN4                              | -                                                      | SAI2_FS_B                                  | -                                  | OTG_HS_ULPI_STP                                      | -                          | FMC_SD_NWE                     | -            | LCD_R5     | EVEN TOUT |
|        | PC1  | TRACED0 | -                 | -        | DFSDM1_DATAIN0                 | -                     | SPI2_MOSI/I2S2_SD                      | SAI1_SD_A                                  | -                                                      | -                                          | -                                  | DFSDM1_CKIN4                                         | ETH_MD_C                   | MDIOS_MDC                      | -            | -          | EVEN TOUT |
|        | PC2  | -       | -                 | -        | DFSDM1_CKIN1                   | -                     | SPI2_MISO                              | DFSDM1_CKOUT                               | -                                                      | -                                          | -                                  | OTG_HS_ULPI_DIR                                      | ETH_MII_TXD2               | FMC_SD_NE0                     | -            | -          | EVEN TOUT |
|        | PC3  | -       | -                 | -        | DFSDM1_DATAIN1                 | -                     | SPI2_MOSI/I2S2_SD                      | -                                          | -                                                      | -                                          | -                                  | OTG_HS_ULPI_NXT                                      | ETH_MII_TX_CLK             | FMC_SD_CKE0                    | -            | -          | EVEN TOUT |
|        | PC4  | -       | -                 | -        | DFSDM1_CKIN2                   | -                     | I2S1_MCK                               | -                                          | -                                                      | SPDIF_RX2                                  | -                                  | -                                                    | ETH_MII_RXD0/ETH_RMII_RXD0 | FMC_SD_NE0                     | -            | -          | EVEN TOUT |
|        | PC5  | -       | -                 | -        | DFSDM1_DATAIN2                 | -                     | -                                      | -                                          | -                                                      | SPDIF_RX3                                  | -                                  | -                                                    | ETH_MII_RXD1/ETH_RMII_RXD1 | FMC_SD_CKE0                    | -            | -          | EVEN TOUT |
|        | PC6  | -       | -                 | TIM3_CH1 | TIM8_CH1                       | -                     | I2S2_MCK                               | -                                          | DFSDM1_CKIN3                                           | USART6_TX                                  | FMC_NWAIT                          | SDMMC2_D6                                            | -                          | SDMMC_D6                       | DCMI_D0      | LCD_HS_YNC | EVEN TOUT |
|        | PC7  | -       | -                 | TIM3_CH2 | TIM8_CH2                       | -                     | -                                      | I2S3_MCK                                   | DFSDM1_DATAIN3                                         | USART6_RX                                  | FMC_NE1                            | SDMMC2_D7                                            | -                          | SDMMC_D7                       | DCMI_D1      | LCD_G6     | EVEN TOUT |
|        | PC8  | TRACED1 | -                 | TIM3_CH3 | TIM8_CH3                       | -                     | -                                      | -                                          | UART5_RTS                                              | USART6_CK                                  | FMC_NE2/FMC_NCE                    | -                                                    | -                          | SDMMC_D0                       | DCMI_D2      | -          | EVEN TOUT |
|        | PC9  | MCO2    | -                 | TIM3_CH4 | TIM8_CH4                       | I2C3_SDA              | I2S_CKIN                               | -                                          | UART5_CTS                                              | -                                          | QUADSPI_BK1_IO0                    | LCD_G3                                               | -                          | SDMMC_D1                       | DCMI_D3      | LCD_B2     | EVEN TOUT |
|        | PC10 | -       | -                 | -        | DFSDM1_CKIN5                   | -                     | -                                      | SPI3_SCK/I2S3_CK                           | USART3_TX                                              | UART4_TX                                   | QUADSPI_BK1_IO1                    | -                                                    | -                          | SDMMC_D2                       | DCMI_D8      | LCD_R2     | EVEN TOUT |

1. Guaranteed by characterization results.
2. When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI are ON, an additional power consumption should be considered.
3. When the ADC is ON (ADON bit set in the ADC\_CR2 register), add an additional power consumption of 1.73 mA per ADC for the analog part.

**Table 33. Typical and maximum current consumption in Sleep mode, regulator ON**

| Symbol          | Parameter                    | Conditions                             | f <sub>HCLK</sub> (MHz) | Typ | Max <sup>(1)</sup>     |                        |                         | Unit |
|-----------------|------------------------------|----------------------------------------|-------------------------|-----|------------------------|------------------------|-------------------------|------|
|                 |                              |                                        |                         |     | T <sub>A</sub> = 25 °C | T <sub>A</sub> = 85 °C | T <sub>A</sub> = 105 °C |      |
| I <sub>DD</sub> | Supply current in Sleep mode | All peripherals enabled <sup>(2)</sup> | 216                     | 128 | 144 <sup>(3)</sup>     | 190 <sup>(3)</sup>     | -                       | mA   |
|                 |                              |                                        | 200                     | 119 | 134                    | 180                    | 214                     |      |
|                 |                              |                                        | 180                     | 105 | 118 <sup>(3)</sup>     | 153 <sup>(3)</sup>     | 178 <sup>(3)</sup>      |      |
|                 |                              |                                        | 168                     | 93  | 105                    | 136                    | 156                     |      |
|                 |                              |                                        | 144                     | 72  | 80                     | 107                    | 124                     |      |
|                 |                              |                                        | 60                      | 33  | 39                     | 65                     | 82                      |      |
|                 |                              |                                        | 25                      | 17  | 21                     | 47                     | 65                      |      |
|                 |                              | All peripherals disabled               | 216                     | 18  | 25 <sup>(3)</sup>      | 71 <sup>(3)</sup>      | -                       |      |
|                 |                              |                                        | 200                     | 17  | 24                     | 70                     | 112                     |      |
|                 |                              |                                        | 180                     | 14  | 20 <sup>(3)</sup>      | 54 <sup>(3)</sup>      | 75 <sup>(3)</sup>       |      |
|                 |                              |                                        | 168                     | 13  | 18                     | 49                     | 69                      |      |
|                 |                              |                                        | 144                     | 10  | 14                     | 40                     | 58                      |      |
|                 |                              |                                        | 60                      | 6   | 10                     | 36                     | 53                      |      |
|                 |                              |                                        | 25                      | 4   | 8                      | 34                     | 51                      |      |

1. Guaranteed by characterization results, unless otherwise specified.
2. When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI are ON, an additional power consumption should be considered.
3. Guaranteed by test in production.

Figure 36. MIPI D-PHY HS/LP clock lane transition timing diagram





Figure 37. MIPI D-PHY HS/LP data lane transition timing diagram



### 5.3.14 MIPI D-PHY PLL characteristics

The parameters given in [Table 53](#) are derived from tests performed under temperature and  $V_{DD}$  supply voltage conditions summarized in [Table 17](#).

Table 53. DSI-PLL characteristics<sup>(1)</sup>

| Symbol           | Parameter                   | Conditions | Min   | Typ | Max  | Unit |
|------------------|-----------------------------|------------|-------|-----|------|------|
| $f_{PLL\_IN}$    | PLL input clock             | -          | 4     | -   | 100  | MHz  |
| $f_{PLL\_INFIN}$ | PFD input clock             | -          | 4     | -   | 25   |      |
| $f_{PLL\_OUT}$   | PLL multiplier output clock | -          | 31.25 | -   | 500  |      |
| $f_{VCO\_OUT}$   | PLL VCO output              | -          | 500   | -   | 1000 |      |
| $t_{LOCK}$       | PLL lock time               | -          | -     | -   | 200  | μs   |

Table 53. DSI-PLL characteristics<sup>(1)</sup> (continued)

| Symbol               | Parameter                                  | Conditions                      | Min | Typ  | Max  | Unit |
|----------------------|--------------------------------------------|---------------------------------|-----|------|------|------|
| I <sub>DD(PLL)</sub> | PLL power consumption on V <sub>DD12</sub> | f <sub>VCO_OUT</sub> = 500 MHz  | -   | 0.55 | 0.70 | mA   |
|                      |                                            | f <sub>VCO_OUT</sub> = 600 MHz  | -   | 0.65 | 0.80 |      |
|                      |                                            | f <sub>VCO_OUT</sub> = 1000 MHz | -   | 0.95 | 1.20 |      |

1. Based on test during characterization.

### 5.3.15 MIPI D-PHY regulator characteristics

The parameters given in [Table 54](#) are derived from tests performed under temperature and V<sub>DD</sub> supply voltage conditions summarized in [Table 17](#).

Table 54. DSI regulator characteristics<sup>(1)</sup>

| Symbol                | Parameter                                                                                                               | Conditions                                | Min  | Typ  | Max  | Unit |
|-----------------------|-------------------------------------------------------------------------------------------------------------------------|-------------------------------------------|------|------|------|------|
| V <sub>DD12DSI</sub>  | 1.2 V internal voltage on V <sub>DD12DSI</sub>                                                                          | -                                         | 1.15 | 1.20 | 1.30 | V    |
| C <sub>EXT</sub>      | External capacitor on V <sub>CAPDSI</sub>                                                                               | -                                         | 1.1  | 2.2  | 3.3  | μF   |
| ESR                   | External Serial Resistor                                                                                                | -                                         | 0    | 25   | 600  | mΩ   |
| I <sub>DDDSIREG</sub> | Regulator power consumption                                                                                             | -                                         | 100  | 120  | 125  | μA   |
| I <sub>DDDSI</sub>    | DSI system (regulator, PLL and D-PHY) current consumption on V <sub>DDDSI</sub>                                         | Ultra Low Power Mode (Reg. ON + PLL OFF)  | -    | 290  | 600  | μA   |
|                       |                                                                                                                         | Stop State (Reg. ON + PLL OFF)            | -    | 290  | 600  |      |
| I <sub>DDDSILP</sub>  | DSI system current consumption on V <sub>DDDSI</sub> in LP mode communication <sup>(2)</sup>                            | 10 MHz escape clock (Reg. ON + PLL OFF)   | -    | 4.3  | 5.0  | mA   |
|                       |                                                                                                                         | 20 MHz escape clock (Reg. ON + PLL OFF)   | -    | 4.3  | 5.0  |      |
| I <sub>DDDSIHS</sub>  | DSI system (regulator, PLL and D-PHY) current consumption on V <sub>DDDSI</sub> in HS mode communication <sup>(3)</sup> | 300 Mbps - 1 data lane (Reg. ON + PLL ON) | -    | 8.0  | 8.8  | mA   |
|                       |                                                                                                                         | 300 Mbps - 2data lane (Reg. ON + PLL ON)  | -    | 11.4 | 12.5 |      |
|                       |                                                                                                                         | 500 Mbps - 1 data lane (Reg. ON + PLL ON) | -    | 13.5 | 14.7 |      |
|                       |                                                                                                                         | 500 Mbps - 2data lane (Reg. ON + PLL ON)  | -    | 18.0 | 19.6 |      |
|                       | DSI system (regulator, PLL and D-PHY) current consumption on V <sub>DDDSI</sub> in HS mode with CLK like payload        | 500 Mbps - 2data lane (Reg. ON + PLL ON)  | -    | 21.4 | 23.3 |      |
| t <sub>WAKEUP</sub>   | Startup delay                                                                                                           | C <sub>EXT</sub> = 2.2 μF                 | -    | 110  | -    | μs   |
|                       |                                                                                                                         | C <sub>EXT</sub> = 3.3 μF                 | -    | -    | 160  |      |
| I <sub>INRUSH</sub>   | Inrush current on V <sub>DDDSI</sub>                                                                                    | External capacitor load at start          | -    | 60   | 200  | mA   |

1. Based on test during characterization.

2. Values based on an average traffic in LP Command Mode.

3. Values based on an average traffic (3/4 HS traffic & 1/4 LP) in Video Mode.

Table 62. ESD absolute maximum ratings

| Symbol         | Ratings                                               | Conditions                                                                               | Class | Maximum value <sup>(1)</sup> | Unit |
|----------------|-------------------------------------------------------|------------------------------------------------------------------------------------------|-------|------------------------------|------|
| $V_{ESD(HBM)}$ | Electrostatic discharge voltage (human body model)    | $T_A = +25\text{ }^{\circ}\text{C}$ conforming to ANSI/ESDA/JEDEC JS-001-2012            | 2     | 2000                         | V    |
| $V_{ESD(CDM)}$ | Electrostatic discharge voltage (charge device model) | $T_A = +25\text{ }^{\circ}\text{C}$ conforming to ANSI/ESD S5.3.1-2009, all the packages | 3     | 250                          |      |

1. Guaranteed by characterization results.

### Static latchup

Two complementary static tests are required on six parts to assess the latchup performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latchup standard.

Table 63. Electrical sensitivities

| Symbol | Parameter             | Conditions                                                 | Class      |
|--------|-----------------------|------------------------------------------------------------|------------|
| LU     | Static latch-up class | $T_A = +105\text{ }^{\circ}\text{C}$ conforming to JESD78A | II level A |

### 5.3.19 I/O current injection characteristics

As a general rule, a current injection to the I/O pins, due to external voltage below  $V_{SS}$  or above  $V_{DD}$  (for standard, 3 V-capable I/O pins) should be avoided during the normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when an abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during the device characterization.

#### Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit ( $>5$  LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of  $-5\text{ }\mu\text{A}/+0\text{ }\mu\text{A}$  range), or other functional failure (for example reset, oscillator frequency deviation).

A negative induced leakage current is caused by negative injection and positive induced leakage current by positive injection.

The test results are given in [Table 64](#).

Unless otherwise specified, the parameters given in [Table 67](#) are derived from tests performed under the ambient temperature and  $V_{DD}$  supply voltage conditions summarized in [Table 17](#).

Table 67. I/O AC characteristics<sup>(1)(2)</sup>

| OSPEEDRy<br>[1:0] bit<br>value <sup>(1)</sup> | Symbol                                                        | Parameter                                                                       | Conditions                                                          | Min | Typ | Max                | Unit |
|-----------------------------------------------|---------------------------------------------------------------|---------------------------------------------------------------------------------|---------------------------------------------------------------------|-----|-----|--------------------|------|
| 00                                            | $f_{\max(\text{IO})\text{out}}$                               | Maximum frequency <sup>(3)</sup>                                                | $C_L = 50 \text{ pF}, V_{DD} \geq 2.7 \text{ V}$                    | -   | -   | 4                  | MHz  |
|                                               |                                                               |                                                                                 | $C_L = 50 \text{ pF}, V_{DD} \geq 1.7 \text{ V}$                    | -   | -   | 2                  |      |
|                                               |                                                               |                                                                                 | $C_L = 10 \text{ pF}, V_{DD} \geq 2.7 \text{ V}$                    | -   | -   | 8                  |      |
|                                               |                                                               |                                                                                 | $C_L = 10 \text{ pF}, V_{DD} \geq 1.8 \text{ V}$                    | -   | -   | 4                  |      |
|                                               |                                                               |                                                                                 | $C_L = 10 \text{ pF}, V_{DD} \geq 1.7 \text{ V}$                    | -   | -   | 3                  |      |
|                                               | $t_{f(\text{IO})\text{out}}/$<br>$t_{r(\text{IO})\text{out}}$ | Output high to low level fall<br>time and output low to high<br>level rise time | $C_L = 50 \text{ pF}, V_{DD} = 1.7 \text{ V to}$<br>$3.6 \text{ V}$ | -   | -   | 100                | ns   |
| 01                                            | $f_{\max(\text{IO})\text{out}}$                               | Maximum frequency <sup>(3)</sup>                                                | $C_L = 50 \text{ pF}, V_{DD} \geq 2.7 \text{ V}$                    | -   | -   | 25                 | MHz  |
|                                               |                                                               |                                                                                 | $C_L = 50 \text{ pF}, V_{DD} \geq 1.8 \text{ V}$                    | -   | -   | 12.5               |      |
|                                               |                                                               |                                                                                 | $C_L = 50 \text{ pF}, V_{DD} \geq 1.7 \text{ V}$                    | -   | -   | 10                 |      |
|                                               |                                                               |                                                                                 | $C_L = 10 \text{ pF}, V_{DD} \geq 2.7 \text{ V}$                    | -   | -   | 50                 |      |
|                                               |                                                               |                                                                                 | $C_L = 10 \text{ pF}, V_{DD} \geq 1.8 \text{ V}$                    | -   | -   | 20                 |      |
|                                               |                                                               |                                                                                 | $C_L = 10 \text{ pF}, V_{DD} \geq 1.7 \text{ V}$                    | -   | -   | 12.5               |      |
|                                               | $t_{f(\text{IO})\text{out}}/$<br>$t_{r(\text{IO})\text{out}}$ | Output high to low level fall<br>time and output low to high<br>level rise time | $C_L = 50 \text{ pF}, V_{DD} \geq 2.7 \text{ V}$                    | -   | -   | 10                 | ns   |
|                                               |                                                               |                                                                                 | $C_L = 10 \text{ pF}, V_{DD} \geq 2.7 \text{ V}$                    | -   | -   | 6                  |      |
|                                               |                                                               |                                                                                 | $C_L = 50 \text{ pF}, V_{DD} \geq 1.7 \text{ V}$                    | -   | -   | 20                 |      |
|                                               |                                                               |                                                                                 | $C_L = 10 \text{ pF}, V_{DD} \geq 1.7 \text{ V}$                    | -   | -   | 10                 |      |
| 10                                            | $f_{\max(\text{IO})\text{out}}$                               | Maximum frequency <sup>(3)</sup>                                                | $C_L = 40 \text{ pF}, V_{DD} \geq 2.7 \text{ V}$                    | -   | -   | 50 <sup>(4)</sup>  | MHz  |
|                                               |                                                               |                                                                                 | $C_L = 10 \text{ pF}, V_{DD} \geq 2.7 \text{ V}$                    | -   | -   | 100 <sup>(4)</sup> |      |
|                                               |                                                               |                                                                                 | $C_L = 40 \text{ pF}, V_{DD} \geq 1.7 \text{ V}$                    | -   | -   | 25                 |      |
|                                               |                                                               |                                                                                 | $C_L = 10 \text{ pF}, V_{DD} \geq 1.8 \text{ V}$                    | -   | -   | 50                 |      |
|                                               |                                                               |                                                                                 | $C_L = 10 \text{ pF}, V_{DD} \geq 1.7 \text{ V}$                    | -   | -   | 42.5               |      |
|                                               | $t_{f(\text{IO})\text{out}}/$<br>$t_{r(\text{IO})\text{out}}$ | Output high to low level fall<br>time and output low to high<br>level rise time | $C_L = 40 \text{ pF}, V_{DD} \geq 2.7 \text{ V}$                    | -   | -   | 6                  | ns   |
|                                               |                                                               |                                                                                 | $C_L = 10 \text{ pF}, V_{DD} \geq 2.7 \text{ V}$                    | -   | -   | 4                  |      |
|                                               |                                                               |                                                                                 | $C_L = 40 \text{ pF}, V_{DD} \geq 1.7 \text{ V}$                    | -   | -   | 10                 |      |
|                                               |                                                               |                                                                                 | $C_L = 10 \text{ pF}, V_{DD} \geq 1.7 \text{ V}$                    | -   | -   | 6                  |      |

## I<sup>2</sup>S interface characteristics

Unless otherwise specified, the parameters given in [Table 86](#) for the I<sup>2</sup>S interface are derived from tests performed under the ambient temperature,  $f_{PCLKx}$  frequency and  $V_{DD}$  supply voltage conditions summarized in [Table 17](#), with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels:  $0.5V_{DD}$

Refer to [Section 5.3.20: I/O port characteristics](#) for more details on the input/output alternate function characteristics (CK, SD, WS).

**Table 86. I<sup>2</sup>S dynamic characteristics<sup>(1)</sup>**

| Symbol           | Parameter                      | Conditions                             | Min    | Max                       | Unit |
|------------------|--------------------------------|----------------------------------------|--------|---------------------------|------|
| $f_{MCK}$        | I2S Main clock output          | -                                      | 256x8K | 256x $F_S$ <sup>(2)</sup> | MHz  |
| $f_{CK}$         | I2S clock frequency            | Master data                            | -      | 64x $F_S$                 | MHz  |
|                  |                                | Slave data                             | -      | 64x $F_S$                 |      |
| $D_{CK}$         | I2S clock frequency duty cycle | Slave receiver                         | 30     | 70                        | %    |
| $t_{v(WS)}$      | WS valid time                  | Master mode                            | -      | 3                         | ns   |
| $t_{h(WS)}$      | WS hold time                   | Master mode                            | 0      | -                         |      |
| $t_{su(WS)}$     | WS setup time                  | Slave mode                             | 5      | -                         |      |
| $t_{h(WS)}$      | WS hold time                   | Slave mode                             | 2      | -                         |      |
| $t_{su(SD\_MR)}$ | Data input setup time          | Master receiver                        | 2.5    | -                         |      |
| $t_{su(SD\_SR)}$ |                                | Slave receiver                         | 2.5    | -                         |      |
| $t_{h(SD\_MR)}$  | Data input hold time           | Master receiver                        | 3.5    | -                         |      |
| $t_{h(SD\_SR)}$  |                                | Slave receiver                         | 2      | -                         |      |
| $t_{v(SD\_ST)}$  | Data output valid time         | Slave transmitter (after enable edge)  | -      | 12                        |      |
| $t_{v(SD\_MT)}$  |                                | Master transmitter (after enable edge) | -      | 3                         |      |
| $t_{h(SD\_ST)}$  | Data output hold time          | Slave transmitter (after enable edge)  | 5      | -                         |      |
| $t_{h(SD\_MT)}$  |                                | Master transmitter (after enable edge) | 0      | -                         |      |

1. Guaranteed by characterization results.

2. The maximum value of 256x $F_S$  is 49.152 MHz (APB1 maximum frequency).

**Note:** Refer to RM0410 reference manual I2S section for more details about the sampling frequency ( $F_S$ ).  $f_{MCK}$ ,  $f_{CK}$ , and  $D_{CK}$  values reflect only the digital peripheral behavior. The values of these parameters might be slightly impacted by the source clock precision.  $D_{CK}$  depends mainly on the value of ODD bit. The digital contribution leads to a minimum value of  $(I2SDIV/(2*I2SDIV+ODD))$  and a maximum value of  $(I2SDIV+ODD)/(2*I2SDIV+ODD)$ .  $F_S$  maximum value is supported for each mode/condition.

**JATG/SWD characteristics**

Unless otherwise specified, the parameters given in [Table 87](#) for JTAG/SWD are derived from tests performed under the ambient temperature,  $f_{HCLK}$  frequency and VDD supply voltage conditions summarized in [Table 17](#), with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C=30 pF
- Measurement points are performed at CMOS levels:  $0.5V_{DD}$

Refer to [Section 5.3.20: I/O port characteristics](#) for more details on the input/output alternate function characteristics (SCK,SD,WS).

**Table 87. Dynamics characteristics: JTAG characteristics**

| Symbol         | Parameter             | Conditions          | Min            | Typ        | Max            | Unit |
|----------------|-----------------------|---------------------|----------------|------------|----------------|------|
| $F_{pp}$       | TCK clock frequency   | $2.7V < VDD < 3.6V$ | -              | -          | 40             | MHz  |
| $1/t_{c(TCK)}$ |                       | $1.71 < VDD < 3.6V$ | -              | -          | 35             |      |
| $t_{w(TCKH)}$  | SCK high and low time | -                   | $T_{PCLK} - 1$ | $T_{PCLK}$ | $T_{PCLK} + 1$ | ns   |
| $t_{w(TCKL)}$  |                       |                     |                |            |                |      |
| $t_{su(TMS)}$  | TMS input setup time  | -                   | 3              | -          | -              |      |
| $t_{h(TMS)}$   | TMS input hold time   | -                   | 0              | -          | -              |      |
| $t_{su(TDI)}$  | TDI input setup time  | -                   | 0.5            | -          | -              |      |
| $t_{h(TDI)}$   | TDI input hold time   | -                   | 2              | -          | -              |      |
| $t_{ov(TDO)}$  | TDO output valid time | $2.7V < VDD < 3.6V$ | -              | 9          | 11             |      |
|                |                       | $1.71 < VDD < 3.6V$ | -              | 9          | 13             |      |
| $t_{oh(TDO)}$  | TDO output hold time  | -                   | 7.5            | -          | -              |      |



**Table 104. Asynchronous multiplexed PSRAM/NOR read timings<sup>(1)</sup>**

| Symbol              | Parameter                                           | Min              | Max               | Unit |
|---------------------|-----------------------------------------------------|------------------|-------------------|------|
| $t_{w(NE)}$         | FMC_NE low time                                     | $3T_{HCLK} - 1$  | $3T_{HCLK} + 1$   | ns   |
| $t_{v(NOE\_NE)}$    | FMC_NEx low to FMC_NOE low                          | $2T_{HCLK}$      | $2T_{HCLK} + 0.5$ |      |
| $t_{tw(NOE)}$       | FMC_NOE low time                                    | $T_{HCLK} - 1$   | $T_{HCLK} + 1$    |      |
| $t_{h(NE\_NOE)}$    | FMC_NOE high to FMC_NE high hold time               | 0                | -                 |      |
| $t_{v(A\_NE)}$      | FMC_NEx low to FMC_A valid                          | -                | 0.5               |      |
| $t_{v(NADV\_NE)}$   | FMC_NEx low to FMC_NADV low                         | 0                | 0.5               |      |
| $t_{w(NADV)}$       | FMC_NADV low time                                   | $T_{HCLK} - 0.5$ | $T_{HCLK} + 1$    |      |
| $t_{h(AD\_NADV)}$   | FMC_AD(address) valid hold time after FMC_NADV high | $T_{HCLK} + 0.5$ | -                 |      |
| $t_{h(A\_NOE)}$     | Address hold time after FMC_NOE high                | $T_{HCLK} - 0.5$ | -                 |      |
| $t_{h(BL\_NOE)}$    | FMC_BL time after FMC_NOE high                      | 0                | -                 |      |
| $t_{v(BL\_NE)}$     | FMC_NEx low to FMC_BL valid                         | -                | 0.5               |      |
| $t_{su(Data\_NE)}$  | Data to FMC_NEx high setup time                     | $T_{HCLK} - 1$   | -                 |      |
| $t_{su(Data\_NOE)}$ | Data to FMC_NOE high setup time                     | $T_{HCLK} - 1$   | -                 |      |
| $t_{h(Data\_NE)}$   | Data hold time after FMC_NEx high                   | 0                | -                 |      |
| $t_{h(Data\_NOE)}$  | Data hold time after FMC_NOE high                   | 0                | -                 |      |


1. Guaranteed by characterization results.

**Table 105. Asynchronous multiplexed PSRAM/NOR read-NWAIT timings<sup>(1)</sup>**

| Symbol              | Parameter                                 | Min               | Max               | Unit |
|---------------------|-------------------------------------------|-------------------|-------------------|------|
| $t_{w(NE)}$         | FMC_NE low time                           | $8T_{HCLK} - 1$   | $8T_{HCLK} + 1$   | ns   |
| $t_{w(NOE)}$        | FMC_NWE low time                          | $5T_{HCLK} - 1.5$ | $5T_{HCLK} + 0.5$ |      |
| $t_{su(NWAIT\_NE)}$ | FMC_NWAIT valid before FMC_NEx high       | $5T_{HCLK} + 1.5$ | -                 |      |
| $t_{h(NE\_NWAIT)}$  | FMC_NEx hold time after FMC_NWAIT invalid | $4T_{HCLK} + 1$   | -                 |      |

1. Guaranteed by characterization results.

Figure 74. SDRAM write access waveforms



MS32752V2

Table 116. SDRAM write timings<sup>(1)</sup>

| Symbol                  | Parameter              | Min               | Max               | Unit |
|-------------------------|------------------------|-------------------|-------------------|------|
| $t_{w(SDCLK)}$          | FMC_SDCLK period       | $2T_{HCLK} - 0.5$ | $2T_{HCLK} + 0.5$ | ns   |
| $t_{d(SDCLKL\_Data)}$   | Data output valid time | -                 | 3                 |      |
| $t_{h(SDCLKL\_Data)}$   | Data output hold time  | 0                 | -                 |      |
| $t_{d(SDCLKL\_Add)}$    | Address valid time     | -                 | 3.5               |      |
| $t_{d(SDCLKL\_SDNWE)}$  | SDNWE valid time       | -                 | 1.5               |      |
| $t_{h(SDCLKL\_SDNWE)}$  | SDNWE hold time        | 0.5               | -                 |      |
| $t_{d(SDCLKL\_SDNE)}$   | Chip select valid time | -                 | 1.5               |      |
| $t_{h(SDCLKL\_SDNE)}$   | Chip select hold time  | 0.5               | -                 |      |
| $t_{d(SDCLKL\_SDNRAS)}$ | SDNRAS valid time      | -                 | 1                 |      |
| $t_{h(SDCLKL\_SDNRAS)}$ | SDNRAS hold time       | 0.5               | -                 |      |
| $t_{d(SDCLKL\_SDNCAS)}$ | SDNCAS valid time      | -                 | 1                 |      |
| $t_{d(SDCLKL\_SDNCAS)}$ | SDNCAS hold time       | 0.5               | -                 |      |


1. Guaranteed by characterization results.

## 6 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK® is an ST trademark.

### 6.1 LQFP100 14x 14 mm, low-profile quad flat package information


Figure 83. LQFP100, 14 x 14 mm 100-pin low-profile quad flat package outline



1. Drawing is not to scale.

## 6.2 LQFP144 20 x 20 mm, low-profile quad flat package information

Figure 86. LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package outline



1. Drawing is not to scale.

**Table 129. WLCSP 180-bump, 5.5 x 6 mm, 0.4 mm pitch wafer level chip scale package mechanical data**

| Symbol           | millimeters |       |       | inches <sup>(1)</sup> |        |        |
|------------------|-------------|-------|-------|-----------------------|--------|--------|
|                  | Min         | Typ   | Max   | Min                   | Typ    | Max    |
| A                | 0.525       | 0.555 | 0.585 | 0.0207                | 0.0219 | 0.230  |
| A1               | -           | 0.175 | -     | -                     | 0.0069 | -      |
| A2               | -           | 0.380 | -     | -                     | 0.0150 | -      |
| A3               | -           | 0.025 | -     | -                     | 0.0010 | -      |
| b <sup>(2)</sup> | 0.220       | 0.250 | 0.280 | 0.0087                | 0.0098 | 0.0110 |
| D                | 5.502       | 5.537 | 5.572 | 0.2166                | 0.2180 | 0.2194 |
| E                | 6.060       | 6.095 | 6.130 | 0.2386                | 0.2400 | 0.2413 |
| e                | -           | 0.400 | -     | -                     | 0.0157 | -      |
| e1               | -           | 4.800 | -     | -                     | 0.1890 | -      |
| e2               | -           | 5.200 | -     | -                     | 0.2047 | -      |
| F                | -           | 0.368 | -     | -                     | 0.0145 | -      |
| G                | -           | 0.477 | -     | -                     | 0.0188 | -      |
| aaa              | -           | 0.110 | -     | -                     | 0.0043 | -      |
| bbb              | -           | 0.110 | -     | -                     | 0.0043 | -      |
| ccc              | -           | 0.110 | -     | -                     | 0.0043 | -      |
| ddd              | -           | 0.050 | -     | -                     | 0.0020 | -      |
| eee              | -           | 0.050 | -     | -                     | 0.0020 | -      |

1. Values in inches are converted from mm and rounded to 4 decimal digits.

2. Dimension is measured at the maximum bump diameter parallel to primary datum Z.