# E·XFL



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M7
Core Size	32-Bit Single-Core
Speed	216MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I²C, IrDA, LINbus, MMC/SD/SDIO, QSPI, SAI, SPDIF, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	114
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	·
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	1.7V ~ 3.6V
Data Converters	A/D 24x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f765zgt7

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 1 Description

The STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx devices are based on the high-performance ARM<sup>®</sup> Cortex<sup>®</sup>-M7 32-bit RISC core operating at up to 216 MHz frequency. The Cortex<sup>®</sup>-M7 core features a floating point unit (FPU) which supports ARM<sup>®</sup> double-precision and single-precision data-processing instructions and data types. It also implements a full set of DSP instructions and a memory protection unit (MPU) which enhances the application security.

The STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx devices incorporate high-speed embedded memories with a Flash memory up to 2 Mbytes, 512 Kbytes of SRAM (including 128 Kbytes of Data TCM RAM for critical real-time data), 16 Kbytes of instruction TCM RAM (for critical real-time routines), 4 Kbytes of backup SRAM available in the lowest power modes, and an extensive range of enhanced I/Os and peripherals connected to two APB buses, two AHB buses, a 32-bit multi-AHB bus matrix and a multi layer AXI interconnect supporting internal and external memories access.

All the devices offer three 12-bit ADCs, two DACs, a low-power RTC, twelve generalpurpose 16-bit timers including two PWM timers for motor control, two general-purpose 32bit timers, a true random number generator (RNG). They also feature standard and advanced communication interfaces.

- Up to four I<sup>2</sup>Cs
- Six SPIs, three I<sup>2</sup>Ss in half-duplex mode. To achieve audio class accuracy, the I<sup>2</sup>S peripherals can be clocked via a dedicated internal audio PLL or via an external clock to allow synchronization.
- Four USARTs plus four UARTs
- An USB OTG full-speed and a USB OTG high-speed with full-speed capability (with the ULPI)
- Three CANs
- Two SAI serial audio interfaces
- Two SDMMC host interfaces
- Ethernet and camera interfaces
- LCD-TFT display controller
- Chrom-ART Accelerator™
- SPDIFRX interface
- HDMI-CEC

Advanced peripherals include two SDMMC interfaces, a flexible memory control (FMC) interface, a Quad-SPI Flash memory interface, a camera interface for CMOS sensors. Refer to *Table 2: STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx features and peripheral counts* for the list of peripherals available on each part number.

The STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx devices operate in the –40 to +105 °C temperature range from a 1.7 to 3.6 V power supply. Dedicated supply inputs for USB (OTG\_FS and OTG\_HS) and SDMMC2 (clock, command and 4-bit data) are available on all the packages except LQFP100 for a greater power supply choice.

The supply voltage can drop to 1.7 V with the use of an external power supply supervisor (refer to *Section 2.18.2: Internal reset OFF*). A comprehensive set of power-saving mode allows the design of low-power applications.

DocID029041 Rev 4






Figure 5. V<sub>DDUSB</sub> connected to external power supply

The DSI (Display Serial Interface) sub-system uses several power supply pins which are independent from the other supply pins:

- V<sub>DDDSI</sub> is an independent DSI power supply dedicated for DSI Regulator and MIPI D-PHY. This supply must be connected to global V<sub>DD</sub>.
- The V<sub>CAPDSI</sub> pin is the output of DSI Regulator (1.2V) which must be connected externally to V<sub>DD12DSI</sub>.
- The V<sub>DD12DSI</sub> pin is used to supply the MIPI D-PHY, and to supply the clock and data lanes pins. An external capacitor of 2.2 uF must be connected on the V<sub>DD12DSI</sub> pin.
- The V<sub>SSDSI</sub> pin is an isolated supply ground used for DSI sub-system.
- If the DSI functionality is not used at all, then:
  - The  $V_{DDDSI}$  pin must be connected to global  $V_{DD}$ .
  - The V<sub>CAPDSI</sub> pin must be connected externally to V<sub>DD12DSI</sub> but the external capacitor is no more needed.
  - The V<sub>SSDSI</sub> pin must be grounded.

## 2.18 Power supply supervisor

### 2.18.1 Internal reset ON

On packages embedding the PDR\_ON pin, the power supply supervisor is enabled by holding PDR\_ON high. On the other packages, the power supply supervisor is always enabled.

The device has an integrated power-on reset (POR)/ power-down reset (PDR) circuitry coupled with a Brownout reset (BOR) circuitry. At power-on, POR/PDR is always active and ensures proper operation starting from 1.8 V. After the 1.8 V POR threshold level is reached, the option byte loading process starts, either to confirm or modify default BOR thresholds, or to disable BOR permanently. Three BOR thresholds are available through



- Software configurable to OTG1.3 and OTG2.0 modes of operation
- USB 2.0 LPM (Link Power Management) support
- Battery Charging Specification Revision 1.2 support
- Internal FS OTG PHY support
- External HS or HS OTG operation supporting ULPI in SDR mode. The OTG PHY is connected to the microcontroller ULPI port through 12 signals. It can be clocked using the 60 MHz output.
- Internal USB DMA
- HNP/SNP/IP inside (no need for any external resistor)
- for OTG/Host modes, a power switch is needed in case bus-powered devices are connected

# 2.36 High-definition multimedia interface (HDMI) - consumer electronics control (CEC)

The devices embed a HDMI-CEC controller that provides hardware support for the Consumer Electronics Control (CEC) protocol (Supplement 1 to the HDMI standard).

This protocol provides high-level control functions between all audiovisual products in an environment. It is specified to operate at low speeds with minimum processing and memory overhead. It has a clock domain independent from the CPU clock, allowing the HDMI-CEC controller to wakeup the MCU from Stop mode on data reception.

# 2.37 Digital camera interface (DCMI)

The devices embed a camera interface that can connect with camera modules and CMOS sensors through an 8-bit to 14-bit parallel interface, to receive video data. The camera interface can sustain a data transfer rate up to 54 Mbytes/s in 8-bit mode at 54 MHz. It features:

- Programmable polarity for the input pixel clock and synchronization signals
- Parallel data communication can be 8-, 10-, 12- or 14-bit
- Supports 8-bit progressive video monochrome or raw bayer format, YCbCr 4:2:2 progressive video, RGB 565 progressive video or compressed data (like JPEG)
- Supports continuous mode or snapshot (a single frame) mode
- Capability to automatically crop the image




- Refreshed by software
- DMA capability to read the final conversion data
- Interrupts: end of conversion, overrun, analog watchdog, short circuit, input serial channel clock absence
- "regular" or "injected" conversions:
  - "regular" conversions can be requested at any time or even in continuous mode without having any impact on the timing of "injected" conversions
  - "injected" conversions for precise timing and with high conversion priority

# 2.43 Temperature sensor

The temperature sensor has to generate a voltage that varies linearly with the temperature. The conversion range is between 1.7 V and 3.6 V. The temperature sensor is internally connected to the same input channel as V<sub>BAT</sub>, ADC1\_IN18, which is used to convert the sensor output voltage into a digital value. When the temperature sensor and V<sub>BAT</sub> conversion are enabled at the same time, only V<sub>BAT</sub> conversion is performed.

As the offset of the temperature sensor varies from chip to chip due to process variation, the internal temperature sensor is mainly suitable for applications that detect temperature changes instead of absolute temperatures. If an accurate temperature reading is needed, then an external temperature sensor part should be used.





### Figure 13. STM32F76xxx LQFP176 pinout

1. The above figure shows the package top view.



STM32F765xx         STM32F768xx         STM32F768xx         stm32F769xx         stm32F769xx				I	Pin N	umb	er									
-       -       F6       -       -       -       -       VSS       S       -       -       -       -         -       -       F7       -       -       -       -       VSS       S       -       -       -       -         -       -       F8       -       -       -       -       VSS       S       -       -       -       -         -       F8       -       -       -       -       VSS       S       -       -       -       -         -       F9       -       -       -       -       VSS       S       -       -       -       -         -       F10       -       -       -       -       VSS       S       -       -       -       -         -       G6       -       -       -       -       VSS       S       -       -       -       -         -       G8       -       -       -       -       VSS       S       -       -       -       -         -       H6       -       -       -       -       VSS       S       - <td< th=""><th></th><th></th><th></th><th></th><th></th><th>1</th><th></th><th></th><th></th><th></th><th>. reset</th><th></th><th></th><th></th><th></th><th></th></td<>						1					. reset					
-         F7         -         -         -         -         VSS         S         -	LQFP100	LQFP144	UFBGA176	LQFP176	LQFP208	TFBGA216	WLCSP180 <sup>(1)</sup>	LQFP176	LQFP208	TFBGA216	Pin name (function after	Pin type	I/O structure	Notes	Alternate functions	
-       -       F8       -       -       -       -       VSS       S       - <td>-</td> <td>-</td> <td>F6</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>VSS</td> <td>s</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td>	-	-	F6	-	-	-	-	-	-	-	VSS	s	-	-	-	-
-       F9       -       -       -       -       VSS       S       -       -       -       -       -         -       F10       -       -       -       -       VSS       S       -       -       -       -       -         -       G6       -       -       -       -       VSS       S       -       -       -       -         -       G6       -       -       -       -       VSS       S       -       -       -       -         -       G7       -       -       -       -       VSS       S       -       -       -       -       -         -       G8       -       -       -       -       VSS       S       -       -       -       -         -       G9       -       -       -       -       VSS       S       -       -       -       -         -       H6       -       -       -       -       VSS       S       -       -       -       -         -       H8       -       -       -       -       VSS       S       - <td< td=""><td>-</td><td>-</td><td>F7</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>VSS</td><td>s</td><td>-</td><td>-</td><td>-</td><td>-</td></td<>	-	-	F7	-	-	-	-	-	-	-	VSS	s	-	-	-	-
-       F10       -       -       -       -       VSS       S       - <td>-</td> <td>-</td> <td>F8</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>VSS</td> <td>s</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td>	-	-	F8	-	-	-	-	-	-	-	VSS	s	-	-	-	-
-     G6     -     -     -     -     -     VSS     S     -     -     -     -       -     G7     -     -     -     -     -     VSS     S     -     -     -     -       -     G8     -     -     -     -     -     VSS     S     -     -     -     -       -     G8     -     -     -     -     -     VSS     S     -     -     -       -     G9     -     -     -     -     -     VSS     S     -     -     -       -     G10     -     -     -     -     -     VSS     S     -     -     -       -     H6     -     -     -     -     -     VSS     S     -     -     -       -     H7     -     -     -     -     -     VSS     S     -     -     -       -     H8     -     -     -     -     VSS     S     -     -     -       -     H10     -     -     -     -     VSS     S     -     -     -       -     J8     -	-	-	F9	-	-	-	-	-	-	-	VSS	s	-	-	-	-
-     G7     -     -     -     -     -     VSS     S     -     -     -     -       -     G8     -     -     -     -     -     VSS     S     -     -     -     -       -     G9     -     -     -     -     -     VSS     S     -     -     -     -       -     G10     -     -     -     -     -     VSS     S     -     -     -     -       -     G10     -     -     -     -     -     VSS     S     -     -     -     -       -     H6     -     -     -     -     -     VSS     S     -     -     -       -     H7     -     -     -     -     -     VSS     S     -     -     -       -     H8     -     -     -     -     VSS     S     -     -     -       -     H10     -     -     -     -     VSS     S     -     -     -       -     J6     -     -     -     -     VSS     S     -     -     -       -     J	-	-	F10	-	-	-	-	-	-	-	VSS	S	-	-	-	-
-     G8     -     -     -     -     -     VSS     S     -     -     -     -       -     G9     -     -     -     -     -     VSS     S     -     -     -     -       -     G10     -     -     -     -     -     VSS     S     -     -     -     -       -     G10     -     -     -     -     -     VSS     S     -     -     -     -       -     H6     -     -     -     -     -     VSS     S     -     -     -     -       -     H6     -     -     -     -     -     VSS     S     -     -     -     -       -     H7     -     -     -     -     -     VSS     S     -     -     -     -       -     H8     -     -     -     -     -     VSS     S     -     -     -     -       -     H9     -     -     -     -     -     VSS     S     -     -     -       -     J6     -     -     -     -     -     VSS     S<	-	-	G6	-	-	-	-	-	-	-	VSS	s	-	-	-	-
-     G9     -     -     -     -     -     VSS     S     -     -     -     -     -       -     G10     -     -     -     -     -     VSS     S     -     -     -     -       -     G10     -     -     -     -     -     VSS     S     -     -     -     -       -     H6     -     -     -     -     -     VSS     S     -     -     -     -       -     H6     -     -     -     -     -     VSS     S     -     -     -       -     H7     -     -     -     -     -     VSS     S     -     -     -       -     H8     -     -     -     -     -     VSS     S     -     -     -       -     H9     -     -     -     -     -     VSS     S     -     -     -       -     H10     -     -     -     -     -     VSS     S     -     -       -     J8     -     -     -     -     VSS     S     -     -     -       -	-	-	G7	-	-	-	-	-	-	-	VSS	s	-	-	-	-
-       G10       -       -       -       -       -       VSS       S       -       -       -       -       -         -       H6       -       -       -       -       -       VSS       S       -       -       -       -       -         -       H7       -       -       -       -       VSS       S       -	-	-	G8	-	-	-	-	-	-	-	VSS	s	-	-	-	-
-     H6     -     -     -     -     -     -     VSS     S     -     -     -     -       -     H7     -     -     -     -     -     VSS     S     -     -     -     -       -     H7     -     -     -     -     -     VSS     S     -     -     -     -       -     H8     -     -     -     -     -     VSS     S     -     -     -     -       -     H8     -     -     -     -     -     VSS     S     -     -     -     -       -     H9     -     -     -     -     -     VSS     S     -     -     -     -       -     H10     -     -     -     -     -     VSS     S     -     -     -     -       -     J6     -     -     -     -     -     VSS     S     -     -     -     -       -     J6     -     -     -     -     -     VSS     S     -     -     -       -     J7     -     -     -     -     -     VSS </td <td>-</td> <td>-</td> <td>G9</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>VSS</td> <td>s</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td>	-	-	G9	-	-	-	-	-	-	-	VSS	s	-	-	-	-
-     H7     -     -     -     -     -     VSS     S     -     -     -     -     -       -     H8     -     -     -     -     -     -     VSS     S     -     -     -     -       -     H8     -     -     -     -     -     VSS     S     -     -     -     -       -     H9     -     -     -     -     -     VSS     S     -     -     -     -       -     H9     -     -     -     -     -     VSS     S     -     -     -     -       -     H10     -     -     -     -     -     VSS     S     -     -     -     -       -     J6     -     -     -     -     -     VSS     S     -     -     -     -       -     J6     -     -     -     -     -     VSS     S     -     -     -     -       -     J7     -     -     -     -     -     VSS     S     -     -     -       -     J8     -     -     -     -     - <td>-</td> <td>-</td> <td>G10</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>VSS</td> <td>s</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td>	-	-	G10	-	-	-	-	-	-	-	VSS	s	-	-	-	-
-     H8     -     -     -     -     -     VSS     S     -     -     -     -     -       -     H9     -     -     -     -     -     VSS     S     -     -     -     -       -     H9     -     -     -     -     -     VSS     S     -     -     -     -       -     H10     -     -     -     -     -     VSS     S     -     -     -     -       -     J6     -     -     -     -     -     VSS     S     -     -     -     -       -     J6     -     -     -     -     -     -     VSS     S     -     -     -       -     J6     -     -     -     -     -     VSS     S     -     -     -     -       -     J7     -     -     -     -     -     VSS     S     -     -     -     -       -     J8     -     -     -     -     -     VSS     S     -     -     -     -       -     J10     -     -     -     -     - <td>-</td> <td>-</td> <td>H6</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>VSS</td> <td>s</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td>	-	-	H6	-	-	-	-	-	-	-	VSS	s	-	-	-	-
-     H9     -     -     -     -     -     VSS     S     -     -     -       -     H10     -     -     -     -     -     VSS     S     -     -     -       -     H10     -     -     -     -     -     VSS     S     -     -     -     -       -     J6     -     -     -     -     -     VSS     S     -     -     -     -       -     J6     -     -     -     -     -     VSS     S     -     -     -     -       -     J6     -     -     -     -     -     -     VSS     S     -     -     -     -       -     J7     -     -     -     -     -     -     VSS     S     -     -     -       -     J8     -     -     -     -     -     VSS     S     -     -     -     -       -     J9     -     -     -     -     -     VSS     S     -     -     -       -     J10     -     -     -     -     -     VSS     S     -	-	-	H7	-	-	-	-	-	-	-	VSS	s	-	-	-	-
-       H10       -       -       -       -       -       VSS       S       -       -       -       -       -         -       J6       -       -       -       -       -       VSS       S       -       -       -       -       -         -       J6       -       -       -       -       -       VSS       S       -       -       -       -       -         -       J7       -       -       -       -       -       VSS       S       -	-	-	H8	-	-	-	-	-	-	-	VSS	s	-	-	-	-
-       J6       -       -       -       -       -       VSS       S       -	-	-	H9	-	-	-	-	-	-	-	VSS	s	-	-	-	-
-       J7       -       -       -       -       -       VSS       S       -	-	-	H10	-	-	-	-	-	-	-	VSS	s	-	-	-	-
-       J8       -       -       -       -       -       VSS       S       -	-	-	J6	-	-	-	-	-	-	-	VSS	s	-	-	-	-
-       J9       -       -       -       -       -       VSS       S       -	-	-	J7	-	-	-	-	-	-	-	VSS	s	-	-	-	-
-       J10       -       -       -       -       VSS       S       -       -       -       -       -         -       K6       -       -       -       -       VSS       S       -       -       -       -       -         -       K6       -       -       -       -       -       VSS       S       -       -       -       -         -       K7       -       -       -       -       VSS       S       -       -       -       -         -       K8       -       -       -       -       -       VSS       S       -       -       -       -       -         -       K8       -       -       -       -       -       VSS       S       -       <	-	-	J8	-	-	-	-	-	-	-	VSS	s	-	-	-	-
-       K6       -       -       -       -       VSS       S       -       -       -       -       -         -       K7       -       -       -       -       VSS       S       -	-	-	J9	-	-	-	-	-	-	-	VSS	s	-	-	-	-
-       K6       -       -       -       -       VSS       S       -       -       -       -       -         -       K7       -       -       -       -       VSS       S       -	-	-	J10	-	-	-	-	-	-	-	VSS	s	-	-	-	-
-       K7       -       -       -       -       VSS       S       -       -       -       -       -         -       K8       -       -       -       -       VSS       S       -       -       -       -       -         -       K8       -       -       -       -       VSS       S       -       -       -       -         -       K9       -       -       -       -       VSS       S       -       -       -       -	-	-	K6	-	-	-	-	-	-	-			-	-	-	-
-       K8       -       -       -       -       VSS       S       -       -       -       -       -         -       -       K9       -       -       -       -       VSS       S       -       -       -       -       -	-	-		-	-	-	-	-	-	-			-	-	_	-
K9 VSS S	-	-		-	-	-	-	-	-	-	VSS		-	-	-	-
	-	-		-	-	-	-	-	-	-			_	-	-	-
	-	-	K10	-	-	-	-	-	-	-	VSS	s	_	-	_	_

# Table 10. STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx pin and ball definitions (continued)



Pinouts
and p
vin des
scriptio

STM32F765xx STM32F767xx STM32F768Ax STM32F769xx

### Table 12. STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx alternate

function mapping

								unction	тарри	<u>'9</u>							
		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
P	ort	SYS	12C4/UA RT5/TIM 1/2	TIM3/4/5	TIM8/9/10/ 11/LPTIM 1/DFSDM 1/CEC	I2C1/2/3/ 4/USART 1/CEC	SPI1/I2S 1/SPI2/I2 S2/SPI3/ I2S3/SPI 4/5/6	SPI2/I2S 2/SPI3/I2 S3/SAI1/ I2C4/UA RT4/DF SDM1	SPI2/I2S 2/SPI3/I2 S3/SPI6/ USART1/ 2/3/UART 5/DFSDM 1/SPDIF	SPI6/SAI 2/USART 6/UART4/ 5/7/8/OT G_FS/SP DIF	CAN1/2/T IM12/13/ 14/QUAD SPI/FMC/ LCD	SAI2/QU ADSPI/S DMMC2/D FSDM1/O TG2_HS/ OTG1_FS /LCD	I2C4/CAN 3/SDMM C2/ETH	UART7/ FMC/SD MMC1/M DIOS/OT G2_FS	DCMI/L CD/DSI	LCD	SYS
	PA0	-	TIM2_C H1/TIM2 _ETR	TIM5_C H1	TIM8_ET R	-	-	-	USART2 _CTS	UART4_ TX	-	SAI2_SD_ B	ETH_MII_ CRS	-	-	-	EVEN TOUT
	PA1	-	TIM2_C H2	TIM5_C H2	-	-	-	-	USART2 _RTS	UART4_ RX	QUADSP I_BK1_IO 3	SAI2_MC K_B	ETH_MII_ RX_CLK/ ETH_RMI I_REF_C LK	-	-	LCD_R2	EVEN TOUT
	PA2	-	TIM2_C H3	TIM5_C H3	TIM9_CH 1	-	-	-	USART2 _TX	SAI2_SC K_B	-	-	ETH_MDI O	MDIOS_ MDIO	-	LCD_R1	EVEN TOUT
	PA3	-	TIM2_C H4	TIM5_C H4	TIM9_CH 2	-	-	-	USART2 _RX	-	LCD_B2	OTG_HS_ ULPI_D0	ETH_MII_ COL	-	-	LCD_B5	EVEN TOUT
	PA4	-	-	-	-	-	SPI1_NS S/I2S1_ WS	SPI3_NS S/I2S3_ WS	USART2 _CK	SPI6_NS S	-	-	-	OTG_HS _SOF	DCMI_H SYNC	LCD_VS YNC	EVEN TOUT
Port A	PA5	-	TIM2_C H1/TIM2 _ETR	-	TIM8_CH 1N	-	SPI1_SC K/I2S1_ CK	-	-	SPI6_SC K	-	OTG_HS_ ULPI_CK	-	-	-	LCD_R4	EVEN TOUT
	PA6	-	TIM1_B KIN	TIM3_C H1	TIM8_BKI N	-	SPI1_MI SO	-	-	SPI6_MI SO	TIM13_C H1	-	-	MDIOS_ MDC	DCMI_PI XCLK	LCD_G2	EVEN TOUT
	PA7	-	TIM1_C H1N	TIM3_C H2	TIM8_CH 1N	-	SPI1_M OSI/I2S1 _SD	-	-	SPI6_MO SI	TIM14_C H1	-	ETH_MII_ RX_DV/E TH_RMII_ CRS_DV	FMC_SD NWE	-	-	EVEN TOUT
	PA8	MCO1	TIM1_C H1	-	TIM8_BKI N2	I2C3_SC L	-	-	USART1 _CK	-	-	OTG_FS_ SOF	CAN3_R X	UART7_ RX	LCD_B3	LCD_R6	EVEN TOUT
	PA9	-	TIM1_C H2	-	-	I2C3_SM BA	SPI2_SC K/I2S2_ CK	-	USART1 _TX	-	-	-	-	-	DCMI_D 0	LCD_R5	EVEN TOUT
	PA10	-	TIM1_C H3	-	-	-	-	-	USART1 _RX	-	LCD_B4	OTG_FS_ ID	-	MDIOS_ MDIO	DCMI_D 1	LCD_B1	EVEN TOUT

92/255

DocID029041 Rev 4




Figure 25. STM32F767xx/STM32F777xx power supply scheme

1. To connect BYPASS\_REG and PDR\_ON pins, refer to Section 2.18: Power supply supervisor and Section 2.19: Voltage regulator.

2. The two 2.2  $\mu F$  ceramic capacitors should be replaced by two 100 nF decoupling capacitors when the voltage regulator is OFF.

- 3. The 4.7  $\mu F$  ceramic capacitor must be connected to one of the  $V_{DD}$  pin.
- 4.  $V_{DDA}=V_{DD}$  and  $V_{SSA}=V_{SS}$ .



# Table 30. Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (Dual bank mode) on ITCM interface (ART disabled), regulator ON

Cumhal	Demonster	Conditions	£ (8411-)	True		Max <sup>(1)</sup>		11
Symbol	Parameter	Conditions	f <sub>HCLK</sub> (MHz)	Тур	TA= 25 °C	TA=85 °C	TA=105 °C	Unit
			216	191	218	255	-	
			200	178	195	241	269	
			180	164	179	214	236	
		All peripherals enabled <sup>(2)(3)</sup>	168	147	160	192	212	
		Supply surrent in	144	121	130	157	175	
			60	60	66	93	111	
	Supply		25	28	33	59	77	mA
I <sub>DD</sub>	RUN mode		216	93	104	150	-	
			200	87	97	144	171	
			180	83	92	126	148	
		All peripherals disabled <sup>(3)</sup>	168	75	82	114	134	
		uisabicu	144	65	71	97	115	
			60	35	40	66	84	
			25	16	20	47	64	

1. Guaranteed by characterization results, unless otherwise specified.

2. When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI are ON, an additional power consumption should be considered.

3. When the ADC is ON (ADON bit set in the ADC\_CR2 register), add an additional power consumption of 1.73 mA per ADC for the analog part.



				Typ <sup>(1)</sup>			Max <sup>(2)</sup>			
Symbol	Parameter	Conditions	Ţ	<sub>A</sub> = 25 °	С	T <sub>A</sub> = 25 °C	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	Unit	
			V <sub>DD</sub> = 1.7 V	V <sub>DD</sub> = 2.4 V	V <sub>DD</sub> = 3.3 V	V	/ <sub>DD</sub> = 3.3	v		
		Backup SRAM OFF, RTC and LSE OFF	1.1	1.9	2.4	5 <sup>(3)</sup>	18 <sup>(3)</sup>	38 <sup>(3)</sup>		
		Backup SRAM ON, RTC and LSE OFF	1.9	2.7	3.2	6 <sup>(3)</sup>	23 <sup>(3)</sup>	48 <sup>(3)</sup>		
		Backup SRAM OFF, RTC ON and LSE in low drive mode	1.7	2.7	3.5	7	26	55		
	Supply current		Backup SRAM OFF, RTC ON and LSE in medium low drive mode	1.7	2.7	3.5	7	26	56	
		Backup SRAM OFF, RTC ON and LSE in medium high drive mode	1.8	2.8	3.6	8	28	57	μA	
	in Standby mode	Backup SRAM OFF, RTC ON and LSE in high drive mode	1.9	2.9	3.7	8	28	59		
		Backup SRAM ON, RTC ON and LSE in low drive mode	2.4	3.4	4.3	8	31	65		
		Backup SRAM ON, RTC ON and LSE in Medium low drive mode	2.4	3.5	4.3	8	31	65		
		Backup SRAM ON, RTC ON and LSE in Medium high drive mode	2.6	3.7	4.5	8	8 33			
		Backup SRAM ON, RTC ON and LSE in High drive mode	2.6	3.7	4.5	9	33	68		

Table 36. Typical and maximum current consumptions in Standby mode

The typical current consumption values are given with PDR OFF (internal reset OFF). When the PDR is OFF (internal reset OFF), the typical current consumption is reduced by additional 1.2 μA.

2. Guaranteed by characterization results, unless otherwise specified.

3. Guaranteed by test in production.



### 5.3.8 Wakeup time from low-power modes

The wakeup times given in *Table 40* are measured starting from the wakeup event trigger up to the first instruction executed by the CPU:

- For Stop or Sleep modes: the wakeup event is WFE.
- WKUP (PA0) pin is used to wakeup from Standby, Stop and Sleep modes.

All timings are derived from tests performed under ambient temperature and  $V_{DD}$ =3.3 V.

Symbol	Parameter	Conditions	Typ <sup>(1)</sup>	Max <sup>(1)</sup>	Unit
t <sub>WUSLEEP</sub> <sup>(2)</sup>	Wakeup from Sleep	-	13	13	CPU clock cycles
		Main regulator is ON	14	14.9	
. (2)	Wakeup from Stop mode	Main regulator is ON and Flash memory in Deep power down mode	104.1	107.6	
t <sub>WUSTOP</sub> <sup>(2)</sup>	with MR/LP regulator in normal mode	Low power regulator is ON	21.4	24.2	
		Low power regulator is ON and Flash memory in Deep power down mode	111.5	116.5	μs
	Wakeup from Stop mode	Main regulator in under-drive mode (Flash memory in Deep power-down mode)	107.4	113.2	
t <sub>WUSTOP</sub> <sup>(2)</sup>	with MR/LP regulator in Under-drive mode	Low power regulator in under-drive mode (Flash memory in Deep power-down mode )	112.7	120	
tWUSTDBY	Wakeup from Standby	Exit Standby mode on rising edge	308	313	
(2)	mode	Exit Standby mode on falling edge	307	307 313	

### Table 40. Low-power mode wakeup timings

1. Guaranteed by characterization results.

2. The wakeup times are measured from the wakeup event to the point in which the application code reads the first




			_/ (	CONTRA	,	
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		-	-	0.48		
C orit may	Maximum critical crystal g <sub>m</sub> .	LSEDRV[1:0]=10 Medium low drive capability	-	-	0.75	uA/V
G <sub>m</sub> _cnt_max		LSEDRV[1:0]=01 Medium high drive capability	-	-	1.7	μΑνν
		LSEDRV[1:0]=11 High drive capability	-	-	2.7	
t <sub>SU</sub> <sup>(2)</sup>	start-up time	V <sub>DD</sub> is stabilized	-	2	-	s


Table 44. LSE oscillator characteristics (f <sub>LSE</sub> = 32.76	8 kHz) <sup>(1)</sup> (continued)

1. Guaranteed by design.

 Guaranteed by characterization results. t<sub>SU</sub> is the start-up time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.









- 1. Guaranteed by characterization results.
- 2. Cycling performed over the whole temperature range.

### 5.3.17 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

### Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A burst of fast transient voltage (positive and negative) is applied to V<sub>DD</sub> and V<sub>SS</sub> through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 60*. They are based on the EMS levels and classes defined in application note AN1709.

Symbol	Parameter	Conditions	Level/ Class
V <sub>FESD</sub>	Voltage limits to be applied on any I/O pin to induce a functional disturbance	V <sub>DD</sub> = 3.3 V, T <sub>A</sub> = +25 °C, f <sub>HCLK</sub> = 216 MHz, conforms to IEC 61000- 4-2	2B
V <sub>FTB</sub>	Fast transient voltage burst limits to be applied through 100 pF on $V_{DD}$ and $V_{SS}$ pins to induce a functional disturbance	V <sub>DD</sub> = 3.3 V, T <sub>A</sub> =+25 °C, f <sub>HCLK</sub> = 168 MHz, conforms to IEC 61000- 4-2	5A

### Table 60. EMS characteristics

As a consequence, it is recommended to add a serial resistor (1 k $\Omega$ ) located as close as possible to the MCU to the pins exposed to noise (connected to tracks longer than 50 mm on PCB).

### Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)



		<b>7</b> ADV			
Symbol	Parameter	Test conditions	Тур	Max <sup>(1)</sup>	Unit
ET	Total unadjusted error		±4	±7	
EO	Offset error	f <sub>ADC</sub> =36 MHz, V <sub>DDA</sub> = 2.4 to 3.6 V,	±2	±3	
EG	Gain error	$V_{DDA} = 2.4 \text{ to } 3.6 \text{ V},$ V <sub>RFF</sub> = 1.7 to 3.6 V	±3	±6	LSB
ED	Differential linearity error	$V_{DDA} - V_{REF} < 1.2 V$	±2	±3	
EL	Integral linearity error		±3	±6	

Table 74. ADC static accuracy at f<sub>ADC</sub> = 36 MHz

Table 75. ADC dynamic accuracy at f <sub>ADC</sub> = 18 MHz - limited test conditions <sup>(1)</sup>
--

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
ENOB	Effective number of bits	f <sub>ADC</sub> =18 MHz	10.3	10.4	-	bits
SINAD	Signal-to-noise and distortion ratio	$V_{DDA} = V_{REF+} = 1.7 V$	64	64.2	-	
SNR	Signal-to-noise ratio	Input Frequency = 20 KHz	64	65	-	dB
THD	Total harmonic distortion	Temperature = 25 °C	- 67	- 72	-	

1. Guaranteed by characterization results.

### Table 76. ADC dynamic accuracy at $f_{ADC}$ = 36 MHz - limited test conditions<sup>(1)</sup>

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
ENOB	Effective number of bits	f <sub>ADC</sub> =36 MHz	10.6	10.8	-	bits
SINAD	Signal-to noise and distortion ratio	$V_{DDA} = V_{REF+} = 3.3 V$	66	67	-	
SNR	Signal-to noise ratio	Input Frequency = 20 KHz	64	68	-	dB
THD	Total harmonic distortion	Temperature = 25 °C	- 70	- 72	-	

1. Guaranteed by characterization results.

Note: ADC accuracy vs. negative injection current: injecting a negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.

Any positive injection current within the limits specified for  $I_{INJ(PIN)}$  and  $\Sigma I_{INJ(PIN)}$  in *Section 5.3.20* does not affect the ADC accuracy.



Symbol	Parameter	Min	Тур	Мах	Unit
t <sub>su(RXD)</sub>	Receive data setup time	1	-	-	
t <sub>ih(RXD)</sub>	Receive data hold time	2	-	-	
t <sub>su(CRS)</sub>	Carrier sense setup time	2	-	-	ns
t <sub>ih(CRS)</sub>	Carrier sense hold time	2	-	-	115
t <sub>d(TXEN)</sub>	Transmit enable valid delay time	7.5	8	12	]
t <sub>d(TXD)</sub>	Transmit data valid delay time	7	7.5	12.5	]

 Table 97. Dynamics characteristics: Ethernet MAC signals for RMII<sup>(1)</sup>

*Table 98* gives the list of Ethernet MAC signals for MII and *Figure 58* shows the corresponding timing diagram.




Figure 59. Ethernet MII timing diagram

Table 98. Dynamics characteristics: Ethernet MAC signals for  $\ensuremath{\mathsf{MII}}^{(1)}$ 

Symbol	Parameter	Min	Тур	Max	Unit
t <sub>su(RXD)</sub>	Receive data setup time	1	-	-	
t <sub>ih(RXD)</sub>	Receive data hold time	2.5	-	-	
t <sub>su(DV)</sub>	Data valid setup time	1.5	-	-	
t <sub>ih(DV)</sub>	Data valid hold time	0.5	-	-	
t <sub>su(ER)</sub>	Error setup time	2.5	-	-	ns
t <sub>ih(ER)</sub>	Error hold time	0.5	-	-	
t <sub>d(TXEN)</sub>	Transmit enable valid delay time	10	8	13	
t <sub>d(TXD)</sub>	Transmit data valid delay time	9	7.5	13	

DocID029041 Rev 4



Symbol	Parameter	Min	Max	Unit
t <sub>w(CLK)</sub>	FMC_CLK period	2T <sub>HCLK</sub> - 0.5	-	
t <sub>d(CLKL-NExL)</sub>	FMC_CLK low to FMC_NEx low (x=02)	-	2	
t <sub>d(CLKH_NExH)</sub>	FMC_CLK high to FMC_NEx high (x= 02)	T <sub>HCLK</sub> + 0.5	-	
t <sub>d(CLKL-NADVL)</sub>	FMC_CLK low to FMC_NADV low	-	1.	
t <sub>d(CLKL-NADVH)</sub>	FMC_CLK low to FMC_NADV high	0	-	
t <sub>d(CLKL-AV)</sub>	FMC_CLK low to FMC_Ax valid (x=1625)	-	2.5	
t <sub>d(CLKH-AIV)</sub>	FMC_CLK high to FMC_Ax invalid (x=1625)	T <sub>HCLK</sub>	-	
t <sub>d(CLKL-NOEL)</sub>	FMC_CLK low to FMC_NOE low	-	1.5	ns
t <sub>d(CLKH-NOEH)</sub>	FMC_CLK high to FMC_NOE high	T <sub>HCLK</sub> – 0.5	-	
t <sub>d(CLKL-ADV)</sub>	FMC_CLK low to FMC_AD[15:0] valid	-	3	
t <sub>d(CLKL-ADIV)</sub>	FMC_CLK low to FMC_AD[15:0] invalid	0	-	
t <sub>su(ADV-CLKH)</sub>	FMC_A/D[15:0] valid data before FMC_CLK high	1.5	-	
t <sub>h(CLKH-ADV)</sub>	FMC_A/D[15:0] valid data after FMC_CLK high	3.5	-	
t <sub>su(NWAIT-CLKH)</sub>	FMC_NWAIT valid before FMC_CLK high	2	-	]
t <sub>h(CLKH-NWAIT)</sub>	FMC_NWAIT valid after FMC_CLK high	3.5	-	

 Table 108. Synchronous multiplexed NOR/PSRAM read timings<sup>(1)</sup>



Symbol	Parameter	Min	Мах	Unit
t <sub>w(SDCLK)</sub>	FMC_SDCLK period	2T <sub>HCLK</sub> – 0.5	2T <sub>HCLK</sub> + 0.5	
t <sub>su(SDCLKH _Data)</sub>	Data input setup time	1.5	-	
t <sub>h(SDCLKH_Data)</sub>	Data input hold time	1.5	-	
t <sub>d(SDCLKL_Add)</sub>	Address valid time	-	3.5	
t <sub>d(SDCLKL</sub> - SDNE)	Chip select valid time	-	1.5	ns
t <sub>h(SDCLKL_SDNE)</sub>	Chip select hold time	0.5	-	113
t <sub>d(SDCLKL_SDNRAS)</sub>	SDNRAS valid time	-	1	
t <sub>h(SDCLKL_SDNRAS)</sub>	SDNRAS hold time	0.5	-	
t <sub>d(SDCLKL_SDNCAS)</sub>	SDNCAS valid time	-	0.5	
t <sub>h(SDCLKL_SDNCAS)</sub>	SDNCAS hold time	0	-	

### Table 114. SDRAM read timings<sup>(1)</sup>

1. Guaranteed by characterization results.

# Table 115. LPSDR SDRAM read timings<sup>(1)</sup>

Symbol	Parameter	Min	Мах	Unit
t <sub>W(SDCLK)</sub>	FMC_SDCLK period	2T <sub>HCLK</sub> – 0.5	2T <sub>HCLK</sub> + 0.5	
t <sub>su(SDCLKH_Data)</sub>	Data input setup time	0	-	
t <sub>h(SDCLKH_Data)</sub>	Data input hold time	4.5	-	
t <sub>d(SDCLKL_Add)</sub>	Address valid time	-	2.5	
t <sub>d(SDCLKL_SDNE)</sub>	Chip select valid time	-	2.5	ns
t <sub>h(SDCLKL_SDNE)</sub>	Chip select hold time	0	-	115
t <sub>d(SDCLKL_SDNRAS</sub>	SDNRAS valid time	-	0.5	
t <sub>h</sub> (SDCLKL_SDNRAS)	SDNRAS hold time	0	-	
t <sub>d(SDCLKL_SDNCAS)</sub>	SDNCAS valid time	-	1.5	
t <sub>h(SDCLKL_SDNCAS)</sub>	SDNCAS hold time	0	-	

1. Guaranteed by characterization results.



Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
tw(CKH)	Quad-SPI clock high and		t(CK)/2 - 1	-	t(CK)/2	
tw(CKL)	low time	-	t(CK)/2	-	t(CK)/2 + 1	
ts(IN)	Data input setup time		0.5	-	-	
th(IN)	Data input hold time	-	3	-	-	ns
tv(OUT)	Data output valid time	2.7 V <v<sub>DD&lt;3.6 V</v<sub>	-	1.5	3.5	
		1.71 V <v<sub>DD&lt;3.6 V</v<sub>	-	1.5	2	
th(OUT)	Data output hold time	-	0.5	-	-	

 Table 118. Quad-SPI characteristics (continued)in SDR mode<sup>(1)</sup> (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	Quad-SPI clock frequency	2.7 V <v<sub>DD&lt;3.6 V CL=20 pF</v<sub>	-	-	80	
Fck1/t(CK)		1.8 V <v<sub>DD&lt;3.6 V CL=15 pF</v<sub>	-	-	80	MH z
		1.71 V <v<sub>DD&lt;3.6 V CL=10 pF</v<sub>	-	-	80	
tw(CKH)	Quad-SPI clock high		t(CK)/2 - 1	-	t(CK)/2	
tw(CKL)	and low time	-	t(CK)/2	-	t(CK)/2 + 1	
ts(IN),	Data input setup time	2.7 V <v<sub>DD&lt;3.6 V</v<sub>	0.75	-	-	
tsf(IN)		1.71 V <v<sub>DD&lt;2 V</v<sub>	0.5	-	-	
thr(IN),	Data input hold time	2.7 V <v<sub>DD&lt;3.6 V</v<sub>	2	-	-	
thf(IN)		1.71 V <v<sub>DD&lt;2 V</v<sub>	3	-	-	
		2.7 V <v<sub>DD&lt;3.6 V</v<sub>	-	8.5	10	ns
tvr(OUT), tvf(OUT)	Data output valid time	1.71 V <v<sub>DD&lt;3.6 V DHHC=0</v<sub>	-	8	12	
		DHHC=1 Pres=1, 2	-	T <sub>HCLK</sub> /2 + 1.5	T <sub>HCLK</sub> /2 + 2.5	
		DHHC=0	7.5	-	-	]
thr(OUT), thf(OUT)		DHHC=1 Pres=1, 2	T <sub>HCLK</sub> /2 + 0.5	-	-	

1. Guaranteed by characterization results.



57

Table 125. Dynamic characteristics. SD / Minic characteristics, V <sub>DD</sub> =2.7V to 5.0V							
Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
f <sub>PP</sub>	Clock frequency in data transfer mode	-	0	-	50	MHz	
-	SDMMC_CK/fPCLK2 frequency ratio	-	-	-	8/3	-	
t <sub>W(CKL)</sub>	Clock low time	fpp =50 MHz	9.5	10.5	-		
t <sub>W(CKH)</sub>	Clock high time	fpp =50 MHz	8.5	9.5	-	– ns	
CMD, D inp	outs (referenced to CK) in MMC and SI	O HS mode					
t <sub>ISU</sub>	Input setup time HS	fpp =50 MHz	3.5	-	-		
t <sub>IH</sub>	Input hold time HS	fpp =50 MHz	2.5	-	-	– ns	
CMD, D ou	tputs (referenced to CK) in MMC and S	SD HS mode					
t <sub>OV</sub>	Output valid time HS	fpp =50 MHz	-	11	12		
t <sub>OH</sub>	Output hold time HS	fpp =50 MHz	9	-	-	– ns	
CMD, D inp	outs (referenced to CK) in SD default n	node				·	
tISUD	Input setup time SD	fpp =25 MHz	3.5	-	-		
tIHD	Input hold time SD	fpp =25 MHz	2.5	-	-	ns	
CMD, D ou	tputs (referenced to CK) in SD default	mode				•	
tOVD	Output valid default time SD	fpp =25 MHz	-	0.5	1.5		
tOHD	Output hold default time SD	fpp =25 MHz	0	-	-	ns	

Table 124. Dynamic characteristics: eMMC characteristics, V <sub>DD</sub> =1.71V to 1.9V <sup>(1)(2)</sup>	Table 124. Dynamic ch	aracteristics: eMM	C characteristics,	$V_{DD}$ =1.71V to 1.9V <sup>(1)(2)</sup>
--	-----------------------	--------------------	--------------------	---

Parameter	Conditions	Min	Тур	Мах	Unit				
Clock frequency in data transfer mode	-	0	-	50	MHz				
SDMMC_CK/fPCLK2 frequency ratio	-	-	-	8/3	-				
Clock low time	fpp =50 MHz	9.5	10.5	-	- ns				
Clock high time	fpp =50 MHz	8.5	9.5	-					
outs (referenced to CK) in eMMC mode	)		•						
Input setup time HS	fpp =50 MHz	3	-	-	- ns				
Input hold time HS	fpp =50 MHz	4	-	-					
tputs (referenced to CK) in eMMC mod	le		•		•				
Output valid time HS	fpp =50 MHz	-	11	15.5	ns				
Output hold time HS	fpp =50 MHz	9.5	-	-					
	Clock frequency in data transfer mode SDMMC_CK/fPCLK2 frequency ratio Clock low time Clock high time Outs (referenced to CK) in eMMC mode Input setup time HS Input hold time HS tputs (referenced to CK) in eMMC mode Output valid time HS	Clock frequency in data transfer mode       -         SDMMC_CK/fPCLK2 frequency ratio       -         Clock low time       fpp =50 MHz         Clock high time       fpp =50 MHz         Outs (referenced to CK) in eMMC mode       Input setup time HS         Input setup time HS       fpp =50 MHz         Input setup time HS       fpp =50 MHz         Input setup time HS       fpp =50 MHz         Output valid time HS       fpp =50 MHz         Output valid time HS       fpp =50 MHz	Clock frequency in data transfer mode-0SDMMC_CK/fPCLK2 frequency ratioClock low timefpp =50 MHz9.5Clock high timefpp =50 MHz8.5Outs (referenced to CK) in eMMC modeInput setup time HSfpp =50 MHz3Input hold time HSfpp =50 MHz4Output valid time HSOutput valid time HSfpp =50 MHz-	Clock frequency in data transfer mode-0-SDMMC_CK/fPCLK2 frequency ratioClock low timefpp =50 MHz9.510.5Clock high timefpp =50 MHz8.59.5Outs (referenced to CK) in eMMC modeInput setup time HSfpp =50 MHz3Input hold time HSfpp =50 MHz4-Output valid time HSfpp =50 MHz4-Output valid time HSfpp =50 MHz-11	Clock frequency in data transfer mode-0-50SDMMC_CK/fPCLK2 frequency ratio8/3Clock low timefpp =50 MHz9.510.5-Clock high timefpp =50 MHz8.59.5-Outs (referenced to CK) in eMMC modefpp =50 MHz3Input setup time HSfpp =50 MHz3Input hold time HSfpp =50 MHz4tputs (referenced to CK) in eMMC modefpp =50 MHz4Output valid time HSfpp =50 MHz-1115.5				

1. Guaranteed by characterization results.

2. Cload = 20 pF.



# 6 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.

# 6.1 LQFP100 14x 14 mm, low-profile quad flat package information




Figure 83. LQFP100, 14 x 14 mm 100-pin low-profile quad flat package outline

1. Drawing is not to scale.

