



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"


##### Details

Product Status	Active
Core Processor	ARM® Cortex®-M7
Core Size	32-Bit Single-Core
Speed	216MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I²C, IrDA, LINbus, MMC/SD/SDIO, QSPI, SAI, SPDIF, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I²S, LCD, POR, PWM, WDT
Number of I/O	140
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	1.7V ~ 3.6V
Data Converters	A/D 24x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	176-LQFP
Supplier Device Package	176-LQFP (24x24)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f767igt6">https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f767igt6</a>

---

Figure 46.	SPI timing diagram - slave mode and CPHA = 0 . . . . .	181
Figure 47.	SPI timing diagram - slave mode and CPHA = 1 <sup>(1)</sup> . . . . .	182
Figure 48.	SPI timing diagram - master mode <sup>(1)</sup> . . . . .	182
Figure 49.	I <sup>2</sup> S slave timing diagram (Philips protocol) <sup>(1)</sup> . . . . .	184
Figure 50.	I <sup>2</sup> S master timing diagram (Philips protocol) <sup>(1)</sup> . . . . .	184
Figure 51.	JTAG timing diagram . . . . .	186
Figure 52.	SWD timing diagram . . . . .	187
Figure 53.	SAI master timing waveforms . . . . .	188
Figure 54.	SAI slave timing waveforms . . . . .	189
Figure 55.	USB OTG full speed timings: definition of data signal rise and fall time . . . . .	190
Figure 56.	ULPI timing diagram . . . . .	192
Figure 57.	Ethernet SMI timing diagram . . . . .	193
Figure 58.	Ethernet RMII timing diagram . . . . .	193
Figure 59.	Ethernet MII timing diagram . . . . .	194
Figure 60.	MDIO Slave timing diagram . . . . .	195
Figure 61.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms . . . . .	196
Figure 62.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms . . . . .	198
Figure 63.	Asynchronous multiplexed PSRAM/NOR read waveforms . . . . .	199
Figure 64.	Asynchronous multiplexed PSRAM/NOR write waveforms . . . . .	201
Figure 65.	Synchronous multiplexed NOR/PSRAM read timings . . . . .	203
Figure 66.	Synchronous multiplexed PSRAM write timings . . . . .	205
Figure 67.	Synchronous non-multiplexed NOR/PSRAM read timings . . . . .	207
Figure 68.	Synchronous non-multiplexed PSRAM write timings . . . . .	208
Figure 69.	NAND controller waveforms for read access . . . . .	210
Figure 70.	NAND controller waveforms for write access . . . . .	210
Figure 71.	NAND controller waveforms for common memory read access . . . . .	211
Figure 72.	NAND controller waveforms for common memory write access . . . . .	211
Figure 73.	SDRAM read access waveforms (CL = 1) . . . . .	212
Figure 74.	SDRAM write access waveforms . . . . .	214
Figure 75.	Quad-SPI timing diagram - SDR mode . . . . .	217
Figure 76.	Quad-SPI timing diagram - DDR mode . . . . .	217
Figure 77.	DCMI timing diagram . . . . .	218
Figure 78.	LCD-TFT horizontal timing diagram . . . . .	219
Figure 79.	LCD-TFT vertical timing diagram . . . . .	219
Figure 80.	Channel transceiver timing diagrams . . . . .	222
Figure 81.	SDIO high-speed mode . . . . .	223
Figure 82.	SD default mode . . . . .	223
Figure 83.	LQFP100, 14 x 14 mm 100-pin low-profile quad flat package outline . . . . .	225
Figure 84.	LQFP100, 14 x 14 mm, 100-pin low-profile quad flat package recommended footprint . . . . .	227
Figure 85.	LQFP100, 14 x 14 mm, 100-pin low-profile quad flat package top view example . . . . .	228
Figure 86.	LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package outline . . . . .	229
Figure 87.	LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package recommended footprint . . . . .	231
Figure 88.	LQFP144, 20 x 20mm, 144-pin low-profile quad flat package top view example . . . . .	232
Figure 89.	LQFP176, 24 x 24 mm, 176-pin low-profile quad flat package outline . . . . .	233
Figure 90.	LQFP176, 24 x 24 mm, 176-pin low-profile quad flat package recommended footprint . . . . .	235
Figure 91.	LQFP176, 24 x 24 mm, 176-pin low-profile quad flat package top view example . . . . .	236

Figure 2. STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx block diagram



1. The timers connected to APB2 are clocked from TIMxCLK up to 216 MHz, while the timers connected to APB1 are clocked from TIMxCLK either up to 108 MHz or 216 MHz depending on TIMPRE bit configuration in the RCC\_DCKCFGR register.

## 2.10 LCD-TFT controller

The LCD-TFT display controller provides a 24-bit parallel digital RGB (Red, Green, Blue) and delivers all signals to interface directly to a broad range of LCD and TFT panels up to XGA (1024x768) resolution with the following features:

- 2 display layers with dedicated FIFO (64x32-bit)
- Color Look-Up table (CLUT) up to 256 colors (256x24-bit) per layer
- Up to 8 input color formats selectable per layer
- Flexible blending between two layers using alpha value (per pixel or constant)
- Flexible programmable parameters for each layer
- Color keying (transparency color)
- Up to 4 programmable interrupt events

## 2.11 Chrom-ART Accelerator™ (DMA2D)

The Chrom-Art Accelerator™ (DMA2D) is a graphic accelerator which offers advanced bit blitting, row data copy and pixel format conversion. It supports the following functions:

- Rectangle filling with a fixed color
- Rectangle copy
- Rectangle copy with pixel format conversion
- Rectangle composition with blending and pixel format conversion

Various image format codings are supported, from indirect 4bpp color mode up to 32bpp direct color. It embeds dedicated memory to store color lookup tables.

An interrupt can be generated when an operation is complete or at a programmed watermark.


All the operations are fully automatized and are running independently from the CPU or the DMAs.

## 2.12 Nested vectored interrupt controller (NVIC)

The devices embed a nested vectored interrupt controller able to manage 16 priority levels, and handle up to 110 maskable interrupt channels plus the 16 interrupt lines of the Cortex®-M7 with FPU core.

- Closely coupled NVIC gives low-latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Allows early processing of interrupts
- Processing of late arriving, higher-priority interrupts
- Support tail chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimum interrupt latency.

**Figure 8. Regulator OFF**

The following conditions must be respected:

- $V_{DD}$  should always be higher than  $V_{CAP\_1}$  and  $V_{CAP\_2}$  to avoid current injection between power domains.
- If the time for  $V_{CAP\_1}$  and  $V_{CAP\_2}$  to reach  $V_{12}$  minimum value is faster than the time for  $V_{DD}$  to reach 1.7 V, then PA0 should be kept low to cover both conditions: until  $V_{CAP\_1}$  and  $V_{CAP\_2}$  reach  $V_{12}$  minimum value and until  $V_{DD}$  reaches 1.7 V (see [Figure 9](#)).
- Otherwise, if the time for  $V_{CAP\_1}$  and  $V_{CAP\_2}$  to reach  $V_{12}$  minimum value is slower than the time for  $V_{DD}$  to reach 1.7 V, then PA0 could be asserted low externally (see [Figure 10](#)).
- If  $V_{CAP\_1}$  and  $V_{CAP\_2}$  go below  $V_{12}$  minimum value and  $V_{DD}$  is higher than 1.7 V, then a reset must be asserted on PA0 pin.

*Note:* The minimum value of  $V_{12}$  depends on the maximum frequency targeted in the application.

SAI1 and SAI2 can be served by the DMA controller

## 2.28 SPDIFRX Receiver Interface (SPDIFRX)

The SPDIFRX peripheral, is designed to receive an S/PDIF flow compliant with IEC-60958 and IEC-61937. These standards support simple stereo streams up to high sample rate, and compressed multi-channel surround sound, such as those defined by Dolby or DTS (up to 5.1).

The main features of the SPDIFRX are the following:

- Up to 4 inputs available
- Automatic symbol rate detection
- Maximum symbol rate: 12.288 MHz
- Stereo stream from 32 to 192 kHz supported
- Supports Audio IEC-60958 and IEC-61937, consumer applications
- Parity bit management
- Communication using DMA for audio samples
- Communication using DMA for control and user channel information
- Interrupt capabilities

The SPDIFRX receiver provides all the necessary features to detect the symbol rate, and decode the incoming data stream. The user can select the wanted SPDIF input, and when a valid signal will be available, the SPDIFRX will re-sample the incoming signal, decode the manchester stream, recognize frames, sub-frames and blocks elements. It delivers to the CPU decoded data, and associated status flags.

The SPDIFRX also offers a signal named `spdif_frame_sync`, which toggles at the S/PDIF sub-frame rate that will be used to compute the exact sample rate for clock drift algorithms.

## 2.29 Audio PLL (PLLI2S)

The devices feature an additional dedicated PLL for audio I<sup>2</sup>S and SAI applications. It allows to achieve error-free I<sup>2</sup>S sampling clock accuracy without compromising on the CPU performance, while using USB peripherals.

The PLLI2S configuration can be modified to manage an I<sup>2</sup>S/SAI sample rate change without disabling the main PLL (PLL) used for CPU, USB and Ethernet interfaces.

The audio PLL can be programmed with very low error to obtain sampling rates ranging from 8 KHz to 192 KHz.


In addition to the audio PLL, a master clock input pin can be used to synchronize the I<sup>2</sup>S/SAI flow with an external PLL (or Codec output).

## 2.30 Audio and LCD PLL (PLLSAI)

An additional PLL dedicated to audio and LCD-TFT is used for SAI1 peripheral in case the PLLI2S is programmed to achieve another audio sampling frequency (49.152 MHz or 11.2896 MHz) and the audio application requires both sampling frequencies simultaneously.

The PLLSAI is also used to generate the LCD-TFT clock.

Figure 20. STM32F769xx TFBGA216 ballout



MS39125V1

1. The above figure shows the package top view.

**Table 10. STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx pin and ball definitions (continued)**

Pin Number										Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions						
STM32F765xx STM32F767xx					STM32F768Ax STM32F769xx																
LQFP100	LQFP144	UFBGA176	LQFP176	LQFP208	TFBGA216	WL CSP180 <sup>(1)</sup>	LQFP176	LQFP208	TFBGA216												
-	-	D3	11	11	E4	G10	11	11	E4	PI9	I/O	FT	-	UART4_RX, CAN1_RX, FMC_D30, LCD_VSYNC, EVENTOUT	-						
-	-	E3	12	12	D5	H10	12	12	D5	PI10	I/O	FT	-	ETH_MII_RX_ER, FMC_D31, LCD_HSYNC, EVENTOUT	-						
-	-	E4	13	13	F3	F11	13	13	F3	PI11	I/O	FT	-	LCD_G6, OTG_HS_ULPI_DIR, EVENTOUT	WKUP6						
-	-	F2	14	14	F2	F13	14	14	F2	VSS	S	-	-	-	-						
-	-	F3	15	15	F4	F12	15	15	F4	VDD	S	-	-	-	-						
-	10	E2	16	16	D2	G11	16	16	D2	PF0	I/O	FT	-	I2C2_SDA, FMC_A0, EVENTOUT	-						
-	11	H3	17	17	E2	G12	17	17	E2	PF1	I/O	FT	-	I2C2_SCL, FMC_A1, EVENTOUT	-						
-	12	H2	18	18	G2	G13	18	18	G2	PF2	I/O	FT	-	I2C2_SMBA, FMC_A2, EVENTOUT	-						
-	-	-	19	E3	NC	-	19	E3	PI12	I/O	FT	-	LCD_HSYNC, EVENTOUT	-							
-	-	-	20	G3	NC	-	20	G3	PI13	I/O	FT	-	LCD_VSYNC, EVENTOUT	-							
-	-	-	21	H3	NC	-	21	H3	PI14	I/O	FT	-	LCD_CLK, EVENTOUT	-							
-	13	J2	19	22	H2	H11	19	22	H2	PF3	I/O	FT	-	FMC_A3, EVENTOUT	ADC3_IN9						
-	14	J3	20	23	J2	H12	20	23	J2	PF4	I/O	FT	-	FMC_A4, EVENTOUT	ADC3_IN14						
-	15	K3	21	24	K3	H13	21	24	K3	PF5	I/O	FT	-	FMC_A5, EVENTOUT	ADC3_IN15						
10	16	G2	22	25	H6	J13	22	25	H6	VSS	S	-	-	-	-						
11	17	G3	23	26	H5	J12	23	26	H5	VDD	S	-	-	-	-						
-	18	K2	24	27	K2	NC	24	27	K2	PF6	I/O	FT	-	TIM10_CH1, SPI5_NSS, SAI1_SD_B, UART7_RX, QUADSPI_BK1_IO3, EVENTOUT	ADC3_IN4						

**Table 10. STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx pin and ball definitions (continued)**

Pin Number										Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions						
STM32F765xx STM32F767xx					STM32F768Ax STM32F769xx																
LQFP100	LQFP144	UFBGA176	LQFP176	LQFP208	TFBGA216	WL CSP180 <sup>(1)</sup>	LQFP176	LQFP208	TFBGA216												
17	28	M4	34	37	M4	NC	34	37	M4	PC2	I/O	FT	-	DFSDM1_CKIN1, SPI2_MISO, DFSDM1_CKOUT, OTG_HS_ULPI_DIR, ETH_MII_TXD2, FMC_SDNE0, EVENTOUT	ADC1_IN12, ADC2_IN12, ADC3_IN12						
18	29	M5	35	38	L4	NC	35	38	L4	PC3	I/O	FT	-	DFSDM1_DATIN1, SPI2_MOSI/I2S2_SD, OTG_HS_ULPI_NXT, ETH_MII_TX_CLK, FMC_SDCKE0, EVENTOUT	ADC1_IN13, ADC2_IN13, ADC3_IN13						
-	30	-	36	39	J5	-	36	39	J5	VDD	S	-	-	-	-						
-	-	-	-	-	J6	-	-	-	J6	VSS	S	-	-	-	-						
19	31	M1	37	40	M1	M11	37	40	M1	VSSA	S	-	-	-	-						
-	-	N1	-	-	N1	-	-	-	N1	VREF-	S	-	-	-	-						
20	32	P1	38	41	P1	-	38	41	P1	VREF+	S	-	-	-	-						
21	33	R1	39	42	R1	M12	39	42	R1	VDDA	S	-	-	-	-						
22	34	N3	40	43	N3	M13	40	43	N3	PA0-WKUP	I/O	FT	(4)	TIM2_CH1/TIM2_ETR, TIM5_CH1, TIM8_ETR, USART2_CTS, UART4_TX, SAI2_SD_B, ETH_MII_CRS, EVENTOUT	ADC1_IN0, ADC2_IN0, ADC3_IN0, WKUP1						
23	35	N2	41	44	N2	J11	41	44	N2	PA1	I/O	FT	-	TIM2_CH2, TIM5_CH2, USART2_RTS, UART4_RX, QUADSPI_BK1_IO3, SAI2_MCLK_B, ETH_MII_RX_CLK/ETH_R MII_REF_CLK, LCD_R2, EVENTOUT	ADC1_IN1, ADC2_IN1, ADC3_IN1						

**Table 10. STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx pin and ball definitions (continued)**

Pin Number										Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions						
STM32F765xx STM32F767xx					STM32F768Ax STM32F769xx																
LQFP100	LQFP144	UFBGA176	LQFP176	LQFP208	TFBGA216	WL CSP180 <sup>(1)</sup>	LQFP176	LQFP208	TFBGA216												
96	140	B4	168	199	B4	D9	168	199	B4	PB9	I/O	FT	-	I2C4_SDA, TIM4_CH4, TIM11_CH1, I2C1_SDA, SPI2_NSS/I2S2_WS, DFSDM1_DATIN7, UART5_TX, CAN1_TX, SDMMC2_D5, I2C4_SMBA, SDMMC1_D5, DCMI_D7, LCD_B7, EVENTOUT	-						
97	141	A4	169	200	A6	C9	169	200	A6	PE0	I/O	FT	-	TIM4_ETR, LPTIM1_ETR, UART8_RX, SAI2_MCLK_A, FMC_NBL0, DCMI_D2, EVENTOUT	-						
98	142	A3	170	201	A5	B10	170	201	A5	PE1	I/O	FT	-	LPTIM1_IN2, UART8_TX, FMC_NBL1, DCMI_D3, EVENTOUT	-						
99	-	D5	-	202	F6	A11	-	202	F6	VSS	S	-	-	-	-						
-	143	C6	171	203	E5	C10	171	203	E5	PDR_ON	S	-	-	-	-						
100	144	C5	172	204	E7	B11	172	204	E7	VDD	S	-	-	-	-						
-	-	D4	173	205	C3	D10	173	205	C3	PI4	I/O	FT	-	TIM8_BKIN, SAI2_MCLK_A, FMC_NBL2, DCMI_D5, LCD_B4, EVENTOUT	-						
-	-	C4	174	206	D3	D11	174	206	D3	PI5	I/O	FT	-	TIM8_CH1, SAI2_SCK_A, FMC_NBL3, DCMI_VSYNC, LCD_B5, EVENTOUT	-						
-	-	C3	175	207	D6	C11	175	207	D6	PI6	I/O	FT	-	TIM8_CH2, SAI2_SD_A, FMC_D28, DCMI_D6, LCD_B6, EVENTOUT	-						
-	-	C2	176	208	D4	B12	176	208	D4	PI7	I/O	FT	-	TIM8_CH3, SAI2_FS_A, FMC_D29, DCMI_D7, LCD_B7, EVENTOUT	-						

**Table 12. STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx alternate function mapping (continued)**

Port		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
		SYS	I2C4/UA RT5/TIM 1/2	TIM3/4/5	TIM8/9/10/ 11/LPTIM 1/DFSDM 1/CEC	I2C1/2/3/ 4/USART 1/CEC	SPI1/I2S 1/SPI2/I2 S2/SPI3/I2 S3/SPI4/5/6	SPI2/I2S 2/SPI3/I2 S3/SPI6/ USART1/2/3/ I2C4/UA RT4/DF SDM1	SPI2/I2S 2/SPI3/I2 S3/SPI6/ USART4/5/ I2C4/UA RT5/DF SDM1	SPI6/SAI 2/USART 6/UART4/ 5/7/8/OT G_FS/SP DIF	CAN1/2/T IM12/13/ 14/QUAD SPI/FMC/ LCD	SAI2/QU ADSPSI/S DMMC2/D FSDM1/O TG2_HS/ OTG1_FS /LCD	I2C4/CAN 3/SDMM C2/ETH	UART7/ FMC/SD MMC1/M DIOS/OT G2_FS	DCMI/L CD/DSI	LCD	SYS
Port B	PB7	-	-	TIM4_C H2	-	I2C1_SD A	-	DFSDM1 _CKIN5	USART1 _RX	-	-	-	I2S4_SD A	FMC_NL	DCMI_V SYNC	-	EVEN TOUT
	PB8	-	I2C4_SC L	TIM4_C H3	TIM10_C H1	I2C1_SC L	-	DFSDM1 _CKIN7	UART5_ RX	-	CAN1_R X	SDMMC2 _D4	ETH_MII_ TXD3	SDMMC _D4	DCMI_D 6	LCD_B6	EVEN TOUT
	PB9	-	I2S4_SD A	TIM4_C H4	TIM11_CH 1	I2C1_SD A	SPI2_NS S/I2S2_ WS	DFSDM1 _DATIN7	UART5_T X	-	CAN1_T X	SDMMC2 _D5	I2C4_SM BA	SDMMC _D5	DCMI_D 7	LCD_B7	EVEN TOUT
	PB10	-	TIM2_C H3	-	-	I2C2_SC L	SPI2_SC K/I2S2_ CK	DFSDM1 _DATIN7	USART3 _TX	-	QUADSP I_BK1_N CS	OTG_HS_ ULPI_D3	ETH_MII_ RX_ER	-	-	LCD_G4	EVEN TOUT
	PB11	-	TIM2_C H4	-	-	I2C2_SD A	-	DFSDM1 _CKIN7	USART3 _RX	-	-	OTG_HS_ ULPI_D4	ETH_MII_ TX_EN/E TH_RMII_ TX_EN	-	DSI_TE	LCD_G5	EVEN TOUT
	PB12	-	TIM1_B KIN	-	-	I2C2_SM BA	SPI2_NS S/I2S2_ WS	DFSDM1 _DATIN1	USART3 _CK	UART5_ RX	CAN2_R X	OTG_HS_ ULPI_D5	ETH_MII_ TXD0/ET H_RMII_T XD0	OTG_HS _ID	-	-	EVEN TOUT
	PB13	-	TIM1_C H1N	-	-	-	SPI2_SC K/I2S2_ CK	DFSDM1 _CKIN1	USART3 _CTS	UART5_T X	CAN2_T X	OTG_HS_ ULPI_D6	ETH_MII_ TXD1/ET H_RMII_T XD1	-	-	-	EVEN TOUT
	PB14	-	TIM1_C H2N	-	TIM8_CH 2N	USART1_ TX	SPI2_MI SO	DFSDM1 _DATIN2	USART3 _RTS	UART4_ RTS	TIM12_C H1	SDMMC2 _D0	-	OTG_HS _DM	-	-	EVEN TOUT
	PB15	RTC_RE FIN	TIM1_C H3N	-	TIM8_CH 3N	USART1_ RX	SPI2_M OSI/I2S2 _SD	DFSDM1 _CKIN2	-	UART4_ CTS	TIM12_C H2	SDMMC2 _D1	-	OTG_HS _DP	-	-	EVEN TOUT

**Table 12. STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx alternate function mapping (continued)**

Port		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
		SYS	I2C4/UA RT5/TIM 1/2	TIM3/4/5	TIM8/9/10/ 11/LPTIM 1/DFSDM 1/CEC	I2C1/2/3/ 4/USART 1/CEC	SPI1/I2S 1/SPI2/I2 S2/SPI3/ I2S3/SPI 4/5/6	SPI2/I2S 2/SPI3/I2 S3/SPI6/ USART1/ 2/3/UART 5/DFSDM 1/SPDIF	SPI2/I2S 2/SPI3/I2 S3/SPI6/ USART1/ 2/3/UART 5/DFSDM 1/SPDIF	SPI6/SAI 2/USART 6/UART4/ 5/7/8/OT G_FS/SP DIF	CAN1/2/T IM12/13/ 14/QUAD SPI/FMC/ LCD	SAI2/QU ADSPSI/S DMMC2/D FSDM1/O TG2_HS/ OTG1_FS /LCD	I2C4/CAN 3/SDMM C2/ETH	UART7/ FMC/SD MMC1/M DIOS/OT G2_FS	DCMI/L CD/DSI	LCD	SYS
Port J	PJ11	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_G4	EVEN TOUT
	PJ12	-	-	-	-	-	-	-	-	-	LCD_G3	-	-	-	-	LCD_B0	EVEN TOUT
	PJ13	-	-	-	-	-	-	-	-	-	LCD_G4	-	-	-	-	LCD_B1	EVEN TOUT
	PJ14	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_B2	EVEN TOUT
	PJ15	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_B3	EVEN TOUT
Port K	PK0	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_G5	EVEN TOUT
	PK1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_G6	EVEN TOUT
	PK2	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_G7	EVEN TOUT
	PK3	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_B4	EVEN TOUT
	PK4	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_B5	EVEN TOUT
	PK5	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_B6	EVEN TOUT
	PK6	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_B7	EVEN TOUT
	PK7	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_DE	EVEN TOUT



**Table 13. STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx register boundary addresses<sup>(1)</sup>**

Bus	Boundary address	Peripheral
	0xE00F FFFF - 0xFFFF FFFF	Reserved
Cortex-M7	0xE000 0000 - 0xE00F FFFF	Cortex-M7 internal peripherals
	0xD000 0000 - 0xDFFF FFFF	FMC bank 6
	0xC000 0000 - 0xCFFF FFFF	FMC bank 5
	0xA000 2000 - 0xBFFF FFFF	Reserved
	0xA000 1000 - 0xA000 1FFF	Quad-SPI control register
AHB3	0xA000 0000- 0xA000 0FFF	FMC control register
	0x9000 0000 - 0x9FFF FFFF	Quad-SPI
	0x8000 0000 - 0x8FFF FFFF	FMC bank 3
	0x7000 0000 - 0x7FFF FFFF	FMC bank 2
	0x6000 0000 - 0x6FFF FFFF	FMC bank 1
	0x5006 0C00- 0x5FFF FFFF	Reserved
	0x5006 0800 - 0x5006 0BFF	RNG
	0x5005 2000 - 0x5005 FFFF	Reserved
	0x5005 1000 - 0x5005 1FFF	JPEG codec
	0x5005 0000 - 0x5005 03FF	DCMI
	0x5004 0000- 0x5004 FFFF	Reserved
AHB2	0x5000 0000 - 0x5003 FFFF	USB OTG FS

**Table 31. Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (Single bank mode, ART ON except prefetch / L1-cache ON) or SRAM on AXI (L1-cache ON), regulator OFF**

Symbol	Parameter	Conditions	f <sub>HCLK</sub> (MHz)	Typ		Max <sup>(1)</sup>				Unit	
						TA = 25 °C		TA = 85 °C			
				IDD12	IDD	IDD12	IDD	IDD12	IDD		
IDD12/ IDD	Supply current in RUN mode from V12 and VDD supply	All Peripherals Enabled <sup>(2)(3)</sup>	180	152	1	167	2	200	2	220	mA
			168	136	1	148	2	179	2	198	
			144	105	1	115	2	141	2	158	
			60	47	1	53	2	79	2	96	
			25	22	1	27	2	53	2	70	
		All Peripherals Disabled <sup>(3)</sup>	180	74	1	83	2	116	2	136	
			168	65	1	73	2	104	2	123	
			144	50	1	57	2	83	2	100	
			60	22	1	27	2	53	2	70	
			25	10	1	14	2	41	2	58	

1. Guaranteed by characterization results.
2. When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI are ON, an additional power consumption should be considered.
3. When the ADC is ON (ADON bit set in the ADC\_CR2 register), add an additional power consumption of 1.73 mA per ADC for the analog part.

**Table 32. Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (Dual bank mode, ART ON except prefetch / L1-cache ON) or SRAM on AXI (L1-cache ON), regulator OFF**

Symbol	Parameter	Conditions	f <sub>HCLK</sub> (MHz)	Typ		Max <sup>(1)</sup>				Unit	
						TA = 25 °C		TA = 85 °C			
				IDD12	IDD	IDD12	IDD	IDD12	IDD		
IDD12/ IDD	Supply current in RUN mode from V12 and VDD supply	All Peripherals Enabled <sup>(2)(3)</sup>	180	152	1	167	2	200	2	220	mA
			168	136	1	148	2	179	2	198	
			144	105	1	115	2	141	2	158	
			60	47	1	53	2	79	2	96	
			25	22	1	27	2	53	2	70	
		All Peripherals Disabled <sup>(3)</sup>	180	74	1	82	2	114	2	137	
			168	65	1	73	2	104	2	123	
			144	50	1	57	2	83	2	100	
			60	22	1	27	2	53	2	70	
			25	10	1	14	2	41	2	58	

If  $f_{PLL\_IN} = 1$  MHz, and  $f_{MOD} = 1$  kHz, the modulation depth (MODEPER) is given by equation 1:

$$\text{MODEPER} = \text{round}[10^6 / (4 \times 10^3)] = 250$$

### Equation 2

Equation 2 allows to calculate the increment step (INCSTEP):

$$\text{INCSTEP} = \text{round}[(2^{15} - 1) \times md \times PLLN] / (100 \times 5 \times \text{MODEPER})$$

$f_{VCO\_OUT}$  must be expressed in MHz.

With a modulation depth ( $md$ ) =  $\pm 2\%$  (4 % peak to peak), and  $PLL_N = 240$  (in MHz):

$$\text{INCSTEP} = \text{round}[(2^{15} - 1) \times 2 \times 240] / (100 \times 5 \times 250) = 126\text{md(quantitized)}\%$$

An amplitude quantization error may be generated because the linear modulation profile is obtained by taking the quantized values (rounded to the nearest integer) of MODEPER and INCSTEP. As a result, the achieved modulation depth is quantized. The percentage quantized modulation depth is given by the following formula:

$$md_{\text{quantized}}\% = (\text{MODEPER} \times \text{INCSTEP} \times 100 \times 5) / ((2^{15} - 1) \times PLLN)$$

As a result:

$$md_{\text{quantized}}\% = (250 \times 126 \times 100 \times 5) / ((2^{15} - 1) \times 240) = 2.002\%(\text{peak})$$


*Figure 34* and *Figure 35* show the main PLL output clock waveforms in center spread and down spread modes, where:

$F_0$  is  $f_{PLL\_OUT}$  nominal.

$T_{\text{mode}}$  is the modulation period.

$md$  is the modulation depth.

**Figure 34. PLL output clock waveforms in center spread mode**



ai17291

**Table 57. Flash memory programming (dual bank configuration nDBANK=0) (continued)**

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Typ	Max <sup>(1)</sup>	Unit
t <sub>BE</sub>	Bank erase time	Program/erase parallelism (PSIZE) = x 8	-	16	32	s
		Program/erase parallelism (PSIZE) = x 16	-	11	22	
		Program/erase parallelism (PSIZE) = x 32	-	8	16	
V <sub>prog</sub>	Programming voltage	32-bit program operation	2.7	-	3	V
		16-bit program operation	2.1	-	3.6	V
		8-bit program operation	1.7	-	3.6	V

1. Guaranteed by characterization results.  
 2. The maximum programming time is measured after 100K erase operations.

**Table 58. Flash memory programming with V<sub>PP</sub>**

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Typ	Max <sup>(1)</sup>	Unit
t <sub>prog</sub>	Double word programming	T <sub>A</sub> = 0 to +40 °C V <sub>DD</sub> = 3.3 V V <sub>PP</sub> = 8.5 V	-	16	100 <sup>(2)</sup>	μs
t <sub>ERASE32KB</sub>	Sector (32 KB) erase time		-	180	-	ms
t <sub>ERASE128KB</sub>	Sector (128 KB) erase time		-	450	-	
t <sub>ERASE256KB</sub>	Sector (256 KB) erase time		-	900	-	
t <sub>ME</sub>	Mass erase time		-	6.9	-	s
V <sub>prog</sub>	Programming voltage	-	2.7	-	3.6	V
V <sub>PP</sub>	V <sub>PP</sub> voltage range	-	7	-	9	V
I <sub>PP</sub>	Minimum current sunk on the V <sub>PP</sub> pin	-	10	-	-	mA
t <sub>VPP</sub> <sup>(3)</sup>	Cumulative time during which V <sub>PP</sub> is applied	-	-	-	1	hour

1. Guaranteed by design.  
 2. The maximum programming time is measured after 100K erase operations.  
 3. V<sub>PP</sub> should only be connected during programming/erasing.

**Table 59. Flash memory endurance and data retention**

Symbol	Parameter	Conditions	Value	Unit
			Min <sup>(1)</sup>	
N <sub>END</sub>	Endurance	T <sub>A</sub> = -40 to +85 °C (6 suffix versions) T <sub>A</sub> = -40 to +105 °C (7 suffix versions)	10	kcycles
t <sub>RET</sub>	Data retention	1 kcycle <sup>(2)</sup> at T <sub>A</sub> = 85 °C	30	Years
		1 kcycle <sup>(2)</sup> at T <sub>A</sub> = 105 °C	10	
		10 kcycles <sup>(2)</sup> at T <sub>A</sub> = 55 °C	20	

### 5.3.22 TIM timer characteristics

The parameters given in [Table 69](#) are guaranteed by design.

Refer to [Section 5.3.20: I/O port characteristics](#) for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

**Table 69. TIMx characteristics<sup>(1)(2)</sup>**

Symbol	Parameter	Conditions <sup>(3)</sup>	Min	Max	Unit
$t_{\text{res}(\text{TIM})}$	Timer resolution time	AHB/APBx prescaler=1 or 2 or 4, $f_{\text{TIMxCLK}} = 216 \text{ MHz}$	1	-	$t_{\text{TIMxCLK}}$
		AHB/APBx prescaler>4, $f_{\text{TIMxCLK}} = 100 \text{ MHz}$	1	-	$t_{\text{TIMxCLK}}$
$f_{\text{EXT}}$	Timer external clock frequency on CH1 to CH4	$f_{\text{TIMxCLK}} = 216 \text{ MHz}$	0	$f_{\text{TIMxCLK}}/2$	MHz
$\text{Res}_{\text{TIM}}$	Timer resolution		-	16/32	bit
$t_{\text{MAX\_COUNT}}$	Maximum possible count with 32-bit counter	-	-	$65536 \times 65536$	$t_{\text{TIMxCLK}}$

1. TIMx is used as a general term to refer to the TIM1 to TIM12 timers.
2. Guaranteed by design.
3. The maximum timer frequency on APB1 or APB2 is up to 216 MHz, by setting the TIMPRE bit in the RCC\_DCKCFGR register, if APBx prescaler is 1 or 2 or 4, then TIMxCLK = HCLK, otherwise TIMxCLK = 4x PCLKx.

### 5.3.23 RTC characteristics

**Table 70. RTC characteristics**

Symbol	Parameter	Conditions	Min	Max
-	$f_{\text{PCLK1}}/\text{RTCCLK}$ frequency ratio	Any read/write operation from/to an RTC register	4	-

### 5.3.24 12-bit ADC characteristics

Unless otherwise specified, the parameters given in [Table 71](#) are derived from tests performed under the ambient temperature,  $f_{\text{PCLK2}}$  frequency and  $V_{\text{DDA}}$  supply voltage conditions summarized in [Table 17](#).


**Table 71. ADC characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{\text{DDA}}$	Power supply	$V_{\text{DDA}} - V_{\text{REF+}} < 1.2 \text{ V}$	1.7 <sup>(1)</sup>	-	3.6	V
$V_{\text{REF+}}$	Positive reference voltage		1.7 <sup>(1)</sup>	-	$V_{\text{DDA}}$	V
$f_{\text{ADC}}$	ADC clock frequency	$V_{\text{DDA}} = 1.7^{(1)}$ to 2.4 V	0.6	15	18	MHz
		$V_{\text{DDA}} = 2.4$ to 3.6 V	0.6	30	36	MHz

### General PCB design guidelines


Power supply decoupling should be performed as shown in [Figure 43](#) or [Figure 44](#), depending on whether  $V_{REF+}$  is connected to  $V_{DDA}$  or not. The 10 nF capacitors should be ceramic (good quality). They should be placed them as close as possible to the chip.

**Figure 43. Power supply and reference decoupling ( $V_{REF+}$  not connected to  $V_{DDA}$ )**




1.  $V_{REF+}$  input is available on all package whereas the  $V_{REF-}$  s available only on UFBGA176 and TFBGA216. When  $V_{REF-}$  is not available, it is internally connected to  $V_{DDA}$  and  $V_{SSA}$ .

**Figure 44. Power supply and reference decoupling ( $V_{REF+}$  connected to  $V_{DDA}$ )**



1.  $V_{REF+}$  input is available on all package whereas the  $V_{REF-}$  s available only on UFBGA176 and TFBGA216. When  $V_{REF-}$  is not available, it is internally connected to  $V_{DDA}$  and  $V_{SSA}$ .

Figure 66. Synchronous multiplexed PSRAM write timings



**Table 111. Synchronous non-multiplexed PSRAM write timings<sup>(1)</sup>**

Symbol	Parameter	Min	Max	Unit
$t_{(CLK)}$	FMC_CLK period	$2T_{HCLK} - 0.5$	-	ns
$t_{d(CLKL-NExL)}$	FMC_CLK low to FMC_NEx low (x=0..2)	-	2	
$t_{(CLKH-NExH)}$	FMC_CLK high to FMC_NEx high (x= 0...2)	$T_{HCLK} + 0.5$	-	
$t_{d(CLKL-NADVl)}$	FMC_CLK low to FMC_NADV low	-	0.5	
$t_{d(CLKL-NADVh)}$	FMC_CLK low to FMC_NADV high	0	-	
$t_{d(CLKL-AV)}$	FMC_CLK low to FMC_Ax valid (x=16...25)	-	2.5	
$t_{d(CLKH-AIV)}$	FMC_CLK high to FMC_Ax invalid (x=16...25)	$T_{HCLK}$	-	
$t_{d(CLKL-NWEL)}$	FMC_CLK low to FMC_NWE low	-	1.5	
$t_{d(CLKH-NWEH)}$	FMC_CLK high to FMC_NWE high	$T_{HCLK} + 1$	-	
$t_{d(CLKL-Data)}$	FMC_D[15:0] valid data after FMC_CLK low	-	3.5	
$t_{d(CLKL-NBLL)}$	FMC_CLK low to FMC_NBL low	-	2	
$t_{d(CLKH-NBLH)}$	FMC_CLK high to FMC_NBL high	$T_{HCLK} + 1$	-	
$t_{su(NWAIT-CLKH)}$	FMC_NWAIT valid before FMC_CLK high	2	-	
$t_{h(CLKH-NWAIT)}$	FMC_NWAIT valid after FMC_CLK high	3.5	-	

1. Guaranteed by characterization results.

### NAND controller waveforms and timings


Figure 69 through Figure 72 represent synchronous waveforms, and Table 112 and Table 113 provide the corresponding timings. The results shown in this table are obtained with the following FMC configuration:

- COM.FMC\_SetupTime = 0x01;
- COM.FMC\_WaitSetupTime = 0x03;
- COM.FMC\_HoldSetupTime = 0x02;
- COM.FMC\_HiZSetupTime = 0x01;
- ATT.FMC\_SetupTime = 0x01;
- ATT.FMC\_WaitSetupTime = 0x03;
- ATT.FMC\_HoldSetupTime = 0x02;
- ATT.FMC\_HiZSetupTime = 0x01;
- Bank = FMC\_Bank\_NAND;
- MemoryDataWidth = FMC\_MemoryDataWidth\_16b;
- ECC = FMC\_ECC\_Enable;
- ECCPageSize = FMC\_ECCPageSize\_512Bytes;
- TCLRSetupTime = 0;
- TARSetupTime = 0.

In all timing tables, the  $T_{HCLK}$  is the HCLK clock period.

## 6.5 WLCSP 180-bump, 5.5 x 6 mm, wafer level chip scale package information

**Figure 95. WLCSP 180-bump, 5.5 x 6 mm, 0.4 mm pitch wafer level chip scale package outline**



1. Drawing is not to scale.