



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | ARM® Cortex®-M7 |
| Core Size | 32-Bit Single-Core |
| Speed | 216MHz |
| Connectivity | CANbus, EBI/EMI, Ethernet, I²C, IrDA, LINbus, MMC/SD/SDIO, QSPI, SAI, SPDIF, SPI, UART/USART, USB OTG |
| Peripherals | Brown-out Detect/Reset, DMA, I²S, LCD, POR, PWM, WDT |
| Number of I/O | 82 |
| Program Memory Size | 2MB (2M x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 512K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.7V ~ 3.6V |
| Data Converters | A/D 16x12b; D/A 2x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 100-LQFP |
| Supplier Device Package | 100-LQFP (14x14) |
| Purchase URL | https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f767vit6 |


| | | |
|-----------------------------------|---|------------|
| 5.3.25 | Temperature sensor characteristics | 175 |
| 5.3.26 | V_{BAT} monitoring characteristics | 175 |
| 5.3.27 | Reference voltage | 175 |
| 5.3.28 | DAC electrical characteristics | 176 |
| 5.3.29 | Communications interfaces | 178 |
| 5.3.30 | FMC characteristics | 195 |
| 5.3.31 | Quad-SPI interface characteristics | 215 |
| 5.3.32 | Camera interface (DCMI) timing specifications | 217 |
| 5.3.33 | LCD-TFT controller (LTDC) characteristics | 218 |
| 5.3.34 | Digital filter for Sigma-Delta Modulators (DFSDM) characteristics | 220 |
| 5.3.35 | DFSDM timing diagrams | 222 |
| 5.3.36 | SD/SDIO MMC card host interface (SDMMC) characteristics | 223 |
| 6 | Package information | 225 |
| 6.1 | LQFP100 14x 14 mm, low-profile quad flat package information | 225 |
| 6.2 | LQFP144 20 x 20 mm, low-profile quad flat package information | 229 |
| 6.3 | LQFP176 24 x 24 mm, low-profile quad flat package information | 233 |
| 6.4 | LQFP208 28 x 28 mm low-profile quad flat package information | 237 |
| 6.5 | WLCSP 180-bump, 5.5 x 6 mm, wafer level chip scale package information | 241 |
| 6.6 | UFBGA176+25, 10 x 10, 0.65 mm ultra thin fine-pitch ball grid array package information | 245 |
| 6.7 | TFBGA216, 13 x 13 x 0.8 mm thin fine-pitch ball grid array package information | 248 |
| 6.8 | Thermal characteristics | 251 |
| 7 | Ordering information | 252 |
| Appendix A | Recommendations when using internal reset OFF | 253 |
| A.1 | Operating conditions | 253 |
| Revision history | 254 | |

**Figure 9. Startup in regulator OFF: slow V_{DD} slope
- power-down reset risen after V_{CAP_1}, V_{CAP_2} stabilization**



1. This figure is valid whatever the internal reset mode (ON or OFF).

**Figure 10. Startup in regulator OFF mode: fast V_{DD} slope
- power-down reset risen before V_{CAP_1}, V_{CAP_2} stabilization**



1. This figure is valid whatever the internal reset mode (ON or OFF).

2.24 Inter-integrated circuit interface (I²C)

The devices embed 4 I²C. Refer to table [Table 7: I²C implementation](#) for the features implementation.

The I²C bus interface handles communications between the microcontroller and the serial I²C bus. It controls all I²C bus-specific sequencing, protocol, arbitration and timing.

The I²C peripheral supports:

- I²C-bus specification and user manual rev. 5 compatibility:
 - Slave and master modes, multimaster capability
 - Standard-mode (Sm), with a bitrate up to 100 kbit/s
 - Fast-mode (Fm), with a bitrate up to 400 kbit/s
 - Fast-mode Plus (Fm+), with a bitrate up to 1 Mbit/s and 20 mA output drive I/Os
 - 7-bit and 10-bit addressing mode, multiple 7-bit slave addresses
 - Programmable setup and hold times
 - Optional clock stretching
- System Management Bus (SMBus) specification rev 2.0 compatibility:
 - Hardware PEC (Packet Error Checking) generation and verification with ACK control
 - Address resolution protocol (ARP) support
 - SMBus alert
- Power System Management Protocol (PMBusTM) specification rev 1.1 compatibility
- Independent clock: a choice of independent clock sources allowing the I²C communication speed to be independent from the PCLK reprogramming.
- Programmable analog and digital noise filters
- 1-byte buffer with DMA capability

Table 7. I²C implementation

| I ² C features ⁽¹⁾ | I ² C1 | I ² C2 | I ² C3 | I ² C4 |
|--|-------------------|-------------------|-------------------|-------------------|
| Standard-mode (up to 100 kbit/s) | X | X | X | X |
| Fast-mode (up to 400 kbit/s) | X | X | X | X |
| Fast-mode Plus with 20 mA output drive I/Os (up to 1 Mbit/s) | X | X | X | X |
| Programmable analog and digital noise filters | X | X | X | X |
| SMBus/PMBus hardware support | X | X | X | X |
| Independent clock | X | X | X | X |

1. X: supported.

Table 10. STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx pin and ball definitions (continued)

| Pin Number | | | | | | | | | | Pin name (function after reset) | Pin type | I/O structure | Notes | Alternate functions | Additional functions | | | | | | |
|----------------------------|---------|----------|---------|---------|----------------------------|--------------------------|---------|---------|----------|---------------------------------|----------|---------------|-------|---|--|--|--|--|--|--|--|
| STM32F765xx STM32F767xx | | | | | STM32F768Ax STM32F769xx | | | | | | | | | | | | | | | | |
| LQFP100 | LQFP144 | UFBGA176 | LQFP176 | LQFP208 | TFBGA216 | WL CSP180 ⁽¹⁾ | LQFP176 | LQFP208 | TFBGA216 | | | | | | | | | | | | |
| 17 | 28 | M4 | 34 | 37 | M4 | NC | 34 | 37 | M4 | PC2 | I/O | FT | - | DFSDM1_CKIN1, SPI2_MISO, DFSDM1_CKOUT, OTG_HS_ULPI_DIR, ETH_MII_TXD2, FMC_SDNE0, EVENTOUT | ADC1_IN12, ADC2_IN12, ADC3_IN12 | | | | | | |
| 18 | 29 | M5 | 35 | 38 | L4 | NC | 35 | 38 | L4 | PC3 | I/O | FT | - | DFSDM1_DATIN1, SPI2_MOSI/I2S2_SD, OTG_HS_ULPI_NXT, ETH_MII_TX_CLK, FMC_SDCKE0, EVENTOUT | ADC1_IN13, ADC2_IN13, ADC3_IN13 | | | | | | |
| - | 30 | - | 36 | 39 | J5 | - | 36 | 39 | J5 | VDD | S | - | - | - | - | | | | | | |
| - | - | - | - | - | J6 | - | - | - | J6 | VSS | S | - | - | - | - | | | | | | |
| 19 | 31 | M1 | 37 | 40 | M1 | M11 | 37 | 40 | M1 | VSSA | S | - | - | - | - | | | | | | |
| - | - | N1 | - | - | N1 | - | - | - | N1 | VREF- | S | - | - | - | - | | | | | | |
| 20 | 32 | P1 | 38 | 41 | P1 | - | 38 | 41 | P1 | VREF+ | S | - | - | - | - | | | | | | |
| 21 | 33 | R1 | 39 | 42 | R1 | M12 | 39 | 42 | R1 | VDDA | S | - | - | - | - | | | | | | |
| 22 | 34 | N3 | 40 | 43 | N3 | M13 | 40 | 43 | N3 | PA0-WKUP | I/O | FT | (4) | TIM2_CH1/TIM2_ETR, TIM5_CH1, TIM8_ETR, USART2_CTS, UART4_TX, SAI2_SD_B, ETH_MII_CRS, EVENTOUT | ADC1_IN0, ADC2_IN0, ADC3_IN0, WKUP1 | | | | | | |
| 23 | 35 | N2 | 41 | 44 | N2 | J11 | 41 | 44 | N2 | PA1 | I/O | FT | - | TIM2_CH2, TIM5_CH2, USART2_RTS, UART4_RX, QUADSPI_BK1_IO3, SAI2_MCLK_B, ETH_MII_RX_CLK/ETH_R MII_REF_CLK, LCD_R2, EVENTOUT | ADC1_IN1, ADC2_IN1, ADC3_IN1 | | | | | | |

Table 12. STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx alternate function mapping (continued)

| Port | | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 | AF8 | AF9 | AF10 | AF11 | AF12 | AF13 | AF14 | AF15 | | | | |
|--------|------|-------------|---------------------------|----------|--|-------------------------------|--|--|---|--|---|------------------------------|--|------------------|-----------------|-----------------|---------------|----------|----------|----------|----------|
| | | SYS | I2C4/UA RT5/TIM 1/2 | TIM3/4/5 | TIM8/9/10/ 11/LPTIM 1/DFSDM 1/CEC | I2C1/2/3/ 4/USART 1/CEC | SPI1/I2S 1/SPI2/I2 S2/SPI3/ I2S3/SPI 4/5/6 | SPI2/I2S 2/SPI3/I2 S3/SPI6/ USART1/ 2/3/UART 5/DFSDM 1/SPDIF | SPI2/I2S 2/USART 6/UART4/ 5/7/8/OT G_FS/SP DIF | CAN1/2/T IM12/13/ 14/QUAD SPI/FMC/ LCD | SAI2/QU ADSPSI/S DMMC2/D FSDM1/O TG2_HS/ OTG1_FS /LCD | I2C4/CAN 3/SDMM C2/ETH | UART7/ FMC/SD MMC1/M DIOS/OT G2_FS | DCMI/L CD/DSI | LCD | SYS | | | | | |
| Port C | PC0 | - | - | - | DFSDM1_ | CKIN0 | - | - | DFSDM1_ | DATIN4 | - | SAI2_FS_ | _B | - | OTG_HS_ | ULPI_ST_P | - | | | | |
| | PC1 | TRACED 0 | - | - | DFSDM1_ | DATAIN0 | - | SPI2_M | OSI/I2S2_ | SD_A | SAI1_SD | - | - | - | DFSDM1_ | CKIN4 | ETH_MD_C | | | | |
| | PC2 | - | - | - | DFSDM1_ | CKIN1 | - | SPI2_M | M | SO | DFSDM1_ | CKOUT | - | - | - | OTG_HS_ | ULPI_DIR | ETH_MII_ | | | |
| | PC3 | - | - | - | DFSDM1_ | DATAIN1 | - | SPI2_M | OSI/I2S2_ | SD | - | - | - | - | OTG_HS_ | ULPI_NX_T | ETH_MII_ | FMC_SD | | | |
| | PC4 | - | - | - | DFSDM1_ | CKIN2 | - | I2S1_M | CK | - | - | SPDIF_R | X2 | - | - | ETH_MII_ | RXD0/ET_H_RMI | FMC_SD | | | |
| | PC5 | - | - | - | DFSDM1_ | DATAIN2 | - | - | - | - | - | SPDIF_R | X3 | - | - | ETH_MII_ | RXD1/ET_H_RMI | FMC_SD | | | |
| | PC6 | - | - | TIM3_C | H1 | TIM8_CH | 1 | - | I2S2_M | CK | - | DFSDM1_ | CKIN3 | USART6_ | FMC_NW | SDMMC2 | _D6 | SDMMC | DCMI_D_0 | LCD_HS | |
| | PC7 | - | - | TIM3_C | H2 | TIM8_CH | 2 | - | - | I2S3_M | CK | DFSDM1_ | DATAIN3 | USART6_ | FMC_NE | SDMMC2 | _D7 | SDMMC | DCMI_D_1 | LCD_G6 | |
| | PC8 | TRACED 1 | - | TIM3_C | H3 | TIM8_CH | 3 | - | - | - | UART5_ | RTS | USART6_ | CK | FMC_NE | 2/FMC_N | SDMMC | _D0 | DCMI_D_2 | - | |
| | PC9 | MCO2 | - | TIM3_C | H4 | TIM8_CH | 4 | I2C3_SD | A | I2S_CK1 | N | - | UART5_ | CTS | QUADSP_I_BK1_IO | 0 | LCD_G3 | - | SDMMC | DCMI_D_3 | LCD_B2 |
| | PC10 | - | - | - | DFSDM1_ | CKIN5 | - | - | SPI3_SC | K/I2S3_ | CK | USART3_ | TX | UART4_T | X | QUADSP_I_BK1_IO | 1 | - | - | SDMMC | DCMI_D_8 |



Table 12. STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx alternate function mapping (continued)

| Port | | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 | AF8 | AF9 | AF10 | AF11 | AF12 | AF13 | AF14 | AF15 |
|--------|------|-------------|---------------------------|----------|--|-------------------------------|--|--|--|--|---|------------------------------|--|------------------|-------------|-------------|--------------|
| | | SYS | I2C4/UA RT5/TIM 1/2 | TIM3/4/5 | TIM8/9/10/ 11/LPTIM 1/DFSDM 1/CEC | I2C1/2/3/ 4/USART 1/CEC | SPI1/I2S 1/SPI2/I2 S2/SPI3/ I2S3/SPI 4/5/6 | SPI2/I2S 2/SPI3/I2 S3/SPI6/ USART1/ 2/3/UART 5/DFSDM 1/SPDIF | SPI2/I2S 2/SPI3/I2 S3/SPI6/ USART1/ 2/3/UART 5/DFSDM 1/SPDIF | CAN1/2/T IM12/13/ 14/QUAD SPI/FMC/ LCD | SAI2/QU ADSPSI/S DMMC2/D FSMD1/O TG2_HS/ OTG1_FS /LCD | I2C4/CAN 3/SDMM C2/ETH | UART7/ FMC/SD MMC1/M DIOS/OT G2_FS | DCMI/L CD/DSI | LCD | SYS | |
| Port E | PE4 | TRACED 1 | - | - | - | - | SPI4_NS S | SAI1_FS _A | - | - | - | DFSDM1_ DATAIN3 | - | FMC_A2 0 | DCMI_D 4 | LCD_B0 | EVEN TOUT |
| | PE5 | TRACED 2 | - | - | TIM9_CH 1 | - | SPI4_MI SO | SAI1_SC _K_A | - | - | - | DFSDM1_ CKIN3 | - | FMC_A2 1 | DCMI_D 6 | LCD_G0 | EVEN TOUT |
| | PE6 | TRACED 3 | TIM1_B KIN2 | - | TIM9_CH 2 | - | SPI4_M OSI | SAI1_SD _A | - | - | - | SAI2_MC _K_B | - | FMC_A2 2 | DCMI_D 7 | LCD_G1 | EVEN TOUT |
| | PE7 | - | TIM1_ET R | - | - | - | - | DFSDM1_ DATAIN 2 | - | UART7_ Rx | - | QUADSPI _BK2_IO0 | - | FMC_D4 | - | - | EVEN TOUT |
| | PE8 | - | TIM1_C H1N | - | - | - | - | DFSDM1_ CKIN2 | - | UART7_T x | - | QUADSPI _BK2_IO1 | - | FMC_D5 | - | - | EVEN TOUT |
| | PE9 | - | TIM1_C H1 | - | - | - | - | DFSDM1_ CKOUT | - | UART7_RTS | - | QUADSPI _BK2_IO2 | - | FMC_D6 | - | - | EVEN TOUT |
| | PE10 | - | TIM1_C H2N | - | - | - | - | DFSDM1_ DATAIN 4 | - | UART7_CTS | - | QUADSPI _BK2_IO3 | - | FMC_D7 | - | - | EVEN TOUT |
| | PE11 | - | TIM1_C H2 | - | - | - | SPI4_NS S | DFSDM1_ CKIN4 | - | - | - | SAI2_SD _B | - | FMC_D8 | - | LCD_G3 | EVEN TOUT |
| | PE12 | - | TIM1_C H3N | - | - | - | SPI4_SC K | DFSDM1_ DATAIN 5 | - | - | - | SAI2_SC _K_B | - | FMC_D9 | - | LCD_B4 | EVEN TOUT |
| | PE13 | - | TIM1_C H3 | - | - | - | SPI4_MI SO | DFSDM1_ CKIN5 | - | - | - | SAI2_FS _B | - | FMC_D1 0 | - | LCD_DE | EVEN TOUT |
| | PE14 | - | TIM1_C H4 | - | - | - | SPI4_M OSI | - | - | - | - | SAI2_MC _K_B | - | FMC_D1 1 | - | LCD_CL K | EVEN TOUT |
| | PE15 | - | TIM1_B KIN | - | - | - | - | - | - | - | - | - | - | FMC_D1 2 | - | LCD_R7 | EVEN TOUT |

Table 26. Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (Dual bank mode, ART ON except prefetch / L1-cache ON), regulator ON

| Symbol | Parameter | Conditions | f _{HCLK} (MHz) | Typ | Max ⁽¹⁾ | | | Unit |
|-----------------|----------------------------|---|-------------------------|-----|------------------------|------------------------|-------------------------|------|
| | | | | | T _A = 25 °C | T _A = 85 °C | T _A = 105 °C | |
| I _{DD} | Supply current in RUN mode | All peripherals enabled ⁽²⁾⁽³⁾ | 216 | 190 | 219 | 255 | - | mA |
| | | | 200 | 177 | 204 | 242 | 268 | |
| | | | 180 | 157 | 173 | 208 | 228 | |
| | | | 168 | 139 | 153 | 185 | 204 | |
| | | | 144 | 107 | 117 | 144 | 161 | |
| | | | 60 | 48 | 54 | 81 | 98 | |
| | | | 25 | 23 | 28 | 54 | 71 | |
| | | All peripherals disabled ⁽³⁾ | 216 | 92 | 104 | 150 | - | |
| | | | 200 | 86 | 97 | 143 | 170 | |
| | | | 180 | 76 | 85 | 119 | 140 | |
| | | | 168 | 67 | 75 | 107 | 126 | |
| | | | 144 | 52 | 58 | 84 | 101 | |
| | | | 60 | 23 | 28 | 54 | 71 | |
| | | | 25 | 11 | 15 | 42 | 59 | |

1. Guaranteed by characterization results.
2. When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI are ON, an additional power consumption should be considered.
3. When the ADC is ON (ADON bit set in the ADC_CR2 register), add an additional power consumption of 1.73 mA per ADC for the analog part.

Table 34. Typical and maximum current consumption in Sleep mode, regulator OFF

| Symbol | Parameter | Conditions | f _{HCLK} (MHz) | Typ | | Max ⁽¹⁾ | | | | Unit | |
|---------------|---|--|----------------------------|-------|-----|--------------------|-----|------------|-----|------|---|
| | | | | | | TA = 25 °C | | TA = 85 °C | | | |
| | | | | IDD12 | IDD | IDD12 | IDD | IDD12 | IDD | | |
| IDD12/ IDD | Supply current in RUN mode from V ₁₂ and V _{DD} supply | All Peripherals Enabled ⁽²⁾ | 180 | 102 | 1 | 114 | 2 | 148 | 2 | 168 | 2 |
| | | | 168 | 91 | 1 | 101 | 2 | 132 | 2 | 152 | 2 |
| | | | 144 | 71 | 1 | 78 | 2 | 105 | 2 | 122 | 2 |
| | | | 60 | 32 | 1 | 37 | 2 | 64 | 2 | 81 | 2 |
| | | | 25 | 16 | 1 | 20 | 2 | 46 | 2 | 64 | 2 |
| | | All Peripherals Disabled | 180 | 13 | 1 | 18 | 2 | 53 | 2 | 73 | 2 |
| | | | 168 | 12 | 1 | 16 | 2 | 47 | 2 | 67 | 2 |
| | | | 144 | 9 | 1 | 13 | 2 | 39 | 2 | 56 | 2 |
| | | | 60 | 5 | 1 | 9 | 2 | 35 | 2 | 52 | 2 |
| | | | 25 | 3 | 1 | 7 | 2 | 33 | 2 | 50 | 2 |

- Guaranteed by characterization results, unless otherwise specified.
- When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI are ON, an additional power consumption should be considered.

Table 35. Typical and maximum current consumptions in Stop mode

| Symbol | Parameter | Conditions | Typ | Max ⁽¹⁾ | | | Unit | | |
|---|--|--|-----|-------------------------|------------------------|-------------------------|------|----|--|
| | | | | V _{DD} = 3.6 V | | | | | |
| | | | | T _A = 25 °C | T _A = 85 °C | T _A = 105 °C | | | |
| I _{DD_STOP_NM} (normal mode) | Supply current in Stop mode, main regulator in Run mode | Flash memory in Stop mode, all oscillators OFF, no IWDG | | | 0.55 | 3 | 18 | 27 | |
| | | Flash memory in Deep power down mode, all oscillators OFF | | | 0.5 | 3 | 18 | 27 | |
| | Supply current in Stop mode, main regulator in Low-power mode | Flash memory in Stop mode, all oscillators OFF, no IWDG | | | 0.42 | 2.5 | 15 | 24 | |
| | | Flash memory in Deep power down mode, all oscillators OFF, no IWDG | | | 0.37 | 2.5 | 15 | 24 | |
| I _{DD_STOP_UDM} (under-drive mode) | Supply current in Stop mode, main regulator in Low voltage and under- drive modes | Regulator in Run mode, Flash memory in Deep power down mode, all oscillators OFF, no IWDG | | | 0.18 | 1.2 | 6 | 10 | |
| | | Regulator in Low-power mode, Flash memory in Deep power down mode, all oscillators OFF, no IWDG | | | 0.13 | 1.1 | 6 | 10 | |

- Data based on characterization, tested in production.

Table 36. Typical and maximum current consumptions in Standby mode

| Symbol | Parameter | Conditions | Typ ⁽¹⁾ | | | Max ⁽²⁾ | | | Unit |
|----------------------|--------------------------------|---|-------------------------|-------------------------|-------------------------|-------------------------|------------------------|-------------------------|------|
| | | | T _A = 25 °C | | | T _A = 25 °C | T _A = 85 °C | T _A = 105 °C | |
| | | | V _{DD} = 1.7 V | V _{DD} = 2.4 V | V _{DD} = 3.3 V | V _{DD} = 3.3 V | | | |
| I _{DD_STBY} | Supply current in Standby mode | Backup SRAM OFF, RTC and LSE OFF | 1.1 | 1.9 | 2.4 | 5 ⁽³⁾ | 18 ⁽³⁾ | 38 ⁽³⁾ | μA |
| | | Backup SRAM ON, RTC and LSE OFF | 1.9 | 2.7 | 3.2 | 6 ⁽³⁾ | 23 ⁽³⁾ | 48 ⁽³⁾ | |
| | | Backup SRAM OFF, RTC ON and LSE in low drive mode | 1.7 | 2.7 | 3.5 | 7 | 26 | 55 | |
| | | Backup SRAM OFF, RTC ON and LSE in medium low drive mode | 1.7 | 2.7 | 3.5 | 7 | 26 | 56 | |
| | | Backup SRAM OFF, RTC ON and LSE in medium high drive mode | 1.8 | 2.8 | 3.6 | 8 | 28 | 57 | |
| | | Backup SRAM OFF, RTC ON and LSE in high drive mode | 1.9 | 2.9 | 3.7 | 8 | 28 | 59 | |
| | | Backup SRAM ON, RTC ON and LSE in low drive mode | 2.4 | 3.4 | 4.3 | 8 | 31 | 65 | |
| | | Backup SRAM ON, RTC ON and LSE in Medium low drive mode | 2.4 | 3.5 | 4.3 | 8 | 31 | 65 | |
| | | Backup SRAM ON, RTC ON and LSE in Medium high drive mode | 2.6 | 3.7 | 4.5 | 8 | 33 | 68 | |
| | | Backup SRAM ON, RTC ON and LSE in High drive mode | 2.6 | 3.7 | 4.5 | 9 | 33 | 68 | |

1. The typical current consumption values are given with PDR OFF (internal reset OFF). When the PDR is OFF (internal reset OFF), the typical current consumption is reduced by additional 1.2 μA.

2. Guaranteed by characterization results, unless otherwise specified.

3. Guaranteed by test in production.

Table 39. Peripheral current consumption (continued)

| Peripheral | $I_{DD}(\text{Typ})^{(1)}$ | | | Unit | |
|---------------------------|----------------------------|---------|---------|------|--------------------------|
| | Scale 1 | Scale 2 | Scale 3 | | |
| APB1 (up to 54 MHz) | TIM2 | 19.1 | 18.7 | 14.7 | $\mu\text{A}/\text{MHz}$ |
| | TIM3 | 14.6 | 14.0 | 10.6 | |
| | TIM4 | 15.4 | 14.7 | 11.4 | |
| | TIM5 | 18.1 | 17.6 | 13.6 | |
| | TIM6 | 3.1 | 2.7 | 1.4 | |
| | TIM7 | 3.0 | 2.7 | 1.1 | |
| | TIM12 | 8.1 | 7.8 | 5.6 | |
| | TIM13 | 5.4 | 5.1 | 3.1 | |
| | TIM14 | 5.6 | 5.3 | 3.3 | |
| | LPTIM1 | 9.8 | 9.6 | 6.9 | |
| | WWDG | 1.9 | 1.6 | 1.4 | |
| | SPI2/I2S2 ⁽³⁾ | 3.0 | 2.9 | 1.4 | |
| | SPI3/I2S3 ⁽³⁾ | 3.0 | 3.3 | 1.4 | |
| | SPDIFRX | 2.4 | 2.0 | 1.7 | |
| | USART2 | 12.6 | 12.7 | 9.2 | |
| | USART3 | 12.4 | 12.4 | 9.4 | |
| | UART4 | 10.7 | 10.9 | 8.1 | |
| | UART5 | 10.7 | 10.7 | 8.1 | |
| | I2C1 | 8.9 | 8.9 | 6.4 | |
| | I2C2 | 8.3 | 8.2 | 6.1 | |
| | I2C3 | 8.1 | 8.2 | 6.1 | |
| | I2C4 | 8.0 | 8.2 | 5.8 | |
| | CAN1 | 6.3 | 6.4 | 4.4 | |
| | CAN2 | 5.7 | 5.8 | 3.9 | |
| | CAN3 | 7.4 | 7.1 | 5.6 | |
| | HDMI-CEC | 2.2 | 1.8 | 1.4 | |
| | PWR | 1.3 | 0.9 | 0.8 | |
| | DAC ⁽⁴⁾ | 4.8 | 4.2 | 3.6 | |
| | UART7 | 10.4 | 10.4 | 7.8 | |
| | UART8 | 11.1 | 11.3 | 8.3 | |

5.3.10 Internal clock source characteristics

The parameters given in [Table 45](#) and [Table 46](#) are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in [Table 17](#).

High-speed internal (HSI) RC oscillator

Table 45. HSI oscillator characteristics⁽¹⁾

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|---------------------|---------------------------------------|--|-----|-----|-----|------|
| f_{HSI} | Frequency | - | - | 16 | - | MHz |
| ACC_{HSI} | HSI user trimming step ⁽²⁾ | - | - | - | 1 | % |
| | Accuracy of the HSI oscillator | $T_A = -40$ to 105 °C ⁽³⁾ | -8 | - | 4.5 | % |
| | | $T_A = -10$ to 85 °C ⁽³⁾ | -4 | - | 4 | % |
| $t_{su(HSI)}^{(2)}$ | HSI oscillator startup time | $T_A = 25$ °C ⁽⁴⁾ | -1 | - | 1 | % |
| | | - | - | 2.2 | 4 | μs |
| $I_{DD(HSI)}^{(2)}$ | HSI oscillator power consumption | - | - | 60 | 80 | μA |


1. $V_{DD} = 3.3$ V, $T_A = -40$ to 105 °C unless otherwise specified.

2. Guaranteed by design.

3. Guaranteed by characterization results.

4. Factory calibrated, parts not soldered.

Figure 32. ACCHSI versus temperature



1. Guaranteed by characterization results.

Table 53. DSI-PLL characteristics⁽¹⁾ (continued)

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|----------------------|--|---------------------------------|-----|------|------|------|
| I _{DD(PLL)} | PLL power consumption on V _{DD12} | f _{VCO_OUT} = 500 MHz | - | 0.55 | 0.70 | mA |
| | | f _{VCO_OUT} = 600 MHz | - | 0.65 | 0.80 | |
| | | f _{VCO_OUT} = 1000 MHz | - | 0.95 | 1.20 | |

1. Based on test during characterization.

5.3.15 MIPI D-PHY regulator characteristics

The parameters given in *Table 54* are derived from tests performed under temperature and V_{DD} supply voltage conditions summarized in *Table 17*.

Table 54. DSI regulator characteristics⁽¹⁾

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|-----------------------|---|---|------|------|------|------|
| V _{DD12DSI} | 1.2 V internal voltage on V _{DD12DSI} | - | 1.15 | 1.20 | 1.30 | V |
| C _{EXT} | External capacitor on V _{CAPDSI} | - | 1.1 | 2.2 | 3.3 | µF |
| ESR | External Serial Resistor | - | 0 | 25 | 600 | mΩ |
| I _{DDDSIREG} | Regulator power consumption | - | 100 | 120 | 125 | µA |
| I _{DDDSI} | DSI system (regulator, PLL and D-PHY) current consumption on V _{DDDSI} | Ultra Low Power Mode (Reg. ON + PLL OFF) | - | 290 | 600 | µA |
| | | Stop State (Reg. ON + PLL OFF) | - | 290 | 600 | |
| I _{DDDSILP} | DSI system current consumption on V _{DDDSI} in LP mode communication ⁽²⁾ | 10 MHz escape clock (Reg. ON + PLL OFF) | - | 4.3 | 5.0 | mA |
| | | 20 MHz escape clock (Reg. ON + PLL OFF) | - | 4.3 | 5.0 | |
| I _{DDDSIHS} | DSI system (regulator, PLL and D-PHY) current consumption on V _{DDDSI} in HS mode communication ⁽³⁾ | 300 Mbps - 1 data lane (Reg. ON + PLL ON) | - | 8.0 | 8.8 | mA |
| | | 300 Mbps - 2 data lane (Reg. ON + PLL ON) | - | 11.4 | 12.5 | |
| | | 500 Mbps - 1 data lane (Reg. ON + PLL ON) | - | 13.5 | 14.7 | |
| | | 500 Mbps - 2 data lane (Reg. ON + PLL ON) | - | 18.0 | 19.6 | |
| | DSI system (regulator, PLL and D-PHY) current consumption on V _{DDDSI} in HS mode with CLK like payload | 500 Mbps - 2 data lane (Reg. ON + PLL ON) | - | 21.4 | 23.3 | |
| t _{WAKEUP} | Startup delay | C _{EXT} = 2.2 µF | - | 110 | - | µs |
| | | C _{EXT} = 3.3 µF | - | - | 160 | |
| I _{INRUSH} | Inrush current on V _{DDDSI} | External capacitor load at start | - | 60 | 200 | mA |

1. Based on test during characterization.

2. Values based on an average traffic in LP Command Mode.

3. Values based on an average traffic (3/4 HS traffic & 1/4 LP) in Video Mode.

Unless otherwise specified, the parameters given in [Table 67](#) are derived from tests performed under the ambient temperature and V_{DD} supply voltage conditions summarized in [Table 17](#).

Table 67. I/O AC characteristics⁽¹⁾⁽²⁾

| OSPEEDRy [1:0] bit value⁽¹⁾ | Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|---|-----------------------------|---|---|------------|------------|--------------------|-------------|
| 00 | $f_{max(IO)out}$ | Maximum frequency ⁽³⁾ | $C_L = 50 \text{ pF}, V_{DD} \geq 2.7 \text{ V}$ | - | - | 4 | MHz |
| | | | $C_L = 50 \text{ pF}, V_{DD} \geq 1.7 \text{ V}$ | - | - | 2 | |
| | | | $C_L = 10 \text{ pF}, V_{DD} \geq 2.7 \text{ V}$ | - | - | 8 | |
| | | | $C_L = 10 \text{ pF}, V_{DD} \geq 1.8 \text{ V}$ | - | - | 4 | |
| | | | $C_L = 10 \text{ pF}, V_{DD} \geq 1.7 \text{ V}$ | - | - | 3 | |
| | $t_{f(IO)out}/t_{r(IO)out}$ | Output high to low level fall time and output low to high level rise time | $C_L = 50 \text{ pF}, V_{DD} = 1.7 \text{ V} \text{ to } 3.6 \text{ V}$ | - | - | 100 | ns |
| 01 | $f_{max(IO)out}$ | Maximum frequency ⁽³⁾ | $C_L = 50 \text{ pF}, V_{DD} \geq 2.7 \text{ V}$ | - | - | 25 | MHz |
| | | | $C_L = 50 \text{ pF}, V_{DD} \geq 1.8 \text{ V}$ | - | - | 12.5 | |
| | | | $C_L = 50 \text{ pF}, V_{DD} \geq 1.7 \text{ V}$ | - | - | 10 | |
| | | | $C_L = 10 \text{ pF}, V_{DD} \geq 2.7 \text{ V}$ | - | - | 50 | |
| | | | $C_L = 10 \text{ pF}, V_{DD} \geq 1.8 \text{ V}$ | - | - | 20 | |
| | | | $C_L = 10 \text{ pF}, V_{DD} \geq 1.7 \text{ V}$ | - | - | 12.5 | |
| | $t_{f(IO)out}/t_{r(IO)out}$ | Output high to low level fall time and output low to high level rise time | $C_L = 50 \text{ pF}, V_{DD} \geq 2.7 \text{ V}$ | - | - | 10 | ns |
| | | | $C_L = 10 \text{ pF}, V_{DD} \geq 2.7 \text{ V}$ | - | - | 6 | |
| | | | $C_L = 50 \text{ pF}, V_{DD} \geq 1.7 \text{ V}$ | - | - | 20 | |
| | | | $C_L = 10 \text{ pF}, V_{DD} \geq 1.7 \text{ V}$ | - | - | 10 | |
| | | | $C_L = 40 \text{ pF}, V_{DD} \geq 2.7 \text{ V}$ | - | - | 50 ⁽⁴⁾ | MHz |
| | | | $C_L = 10 \text{ pF}, V_{DD} \geq 2.7 \text{ V}$ | - | - | 100 ⁽⁴⁾ | |
| 10 | $f_{max(IO)out}$ | Maximum frequency ⁽³⁾ | $C_L = 40 \text{ pF}, V_{DD} \geq 1.7 \text{ V}$ | - | - | 25 | MHz |
| | | | $C_L = 10 \text{ pF}, V_{DD} \geq 1.8 \text{ V}$ | - | - | 50 | |
| | | | $C_L = 10 \text{ pF}, V_{DD} \geq 1.7 \text{ V}$ | - | - | 42.5 | |
| | | | $C_L = 40 \text{ pF}, V_{DD} \geq 2.7 \text{ V}$ | - | - | 6 | ns |
| | | | $C_L = 10 \text{ pF}, V_{DD} \geq 2.7 \text{ V}$ | - | - | 4 | |
| | $t_{f(IO)out}/t_{r(IO)out}$ | Output high to low level fall time and output low to high level rise time | $C_L = 40 \text{ pF}, V_{DD} \geq 1.7 \text{ V}$ | - | - | 10 | |
| | | | $C_L = 10 \text{ pF}, V_{DD} \geq 1.7 \text{ V}$ | - | - | 6 | |

JATG/SWD characteristics

Unless otherwise specified, the parameters given in [Table 87](#) for JTAG/SWD are derived from tests performed under the ambient temperature, f_{HCLK} frequency and VDD supply voltage conditions summarized in [Table 17](#), with the following configuration:

- Output speed is set to OSPEEDR[1:0] = 10
- Capacitive load C=30 pF
- Measurement points are performed at CMOS levels: 0.5V_{DD}

Refer to [Section 5.3.20: I/O port characteristics](#) for more details on the input/output alternate function characteristics (SCK,SD,WS).

Table 87. Dynamics characteristics: JTAG characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|---------------|-----------------------|-------------------|----------------|------------|----------------|------|
| F_{pp} | TCK clock frequency | 2.7V < VDD < 3.6V | - | - | 40 | MHz |
| $1/t_c(TCK)$ | | 1.71 < VDD < 3.6V | - | - | 35 | |
| $t_w(TCKH)$ | SCK high and low time | - | $T_{PCLK} - 1$ | T_{PCLK} | $T_{PCLK} + 1$ | ns |
| $t_w(TCKL)$ | | | | | | |
| $t_{su}(TMS)$ | TMS input setup time | - | 3 | - | - | |
| $t_h(TMS)$ | TMS input hold time | - | 0 | - | - | |
| $t_{su}(TDI)$ | TDI input setup time | - | 0.5 | - | - | |
| $t_h(TDI)$ | TDI input hold time | - | 2 | - | - | |
| $t_{ov}(TDO)$ | TDO output valid time | 2.7V < VDD < 3.6V | - | 9 | 11 | |
| | | 1.71 < VDD < 3.6V | - | 9 | 13 | |
| $t_{oh}(TDO)$ | TDO output hold time | - | 7.5 | - | - | |

5.3.34 Digital filter for Sigma-Delta Modulators (DFSDM) characteristics

Unless otherwise specified, the parameters given in [Table 122](#) for DFSDM are derived from tests performed under the ambient temperature, f_{PCLK2} frequency and V_{DD} supply voltage summarized in [Table 17](#), with the following configuration:

- Output speed is set to OSPEEDR[1:0] = 10
- Capacitive load C = 30pF
- Measurement points are done at CMOS levels: 0.5 x VDD


Refer to [Section 5.3.20: I/O port characteristics](#) for more details on the input/output alternate function characteristics (DFSDM1_CKINx, DFSDM1_DATINx, DFSDM1_CKOUT for DFSDM1).

Table 122. DFSDM measured timing 1.71-3.6V

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|--------------------------------|-----------------------------------|--|-----|-----|----------------------------|------|
| $f_{DFSDMCLK}$ | DFSDM clock | $1.71 < V_{DD} < 3.6 \text{ V}$ | - | - | f_{SYSCLK} | |
| f_{CKIN} ($1/T_{CKIN}$) | Input clock frequency | SPI mode (SITP[1:0]=0,1), External clock mode (SPICKSEL[1:0]=0), $1.71 < V_{DD} < 3.6 \text{ V}$ | - | - | 20 ($f_{DFSDMCLK}/4$) | MHz |
| | | SPI mode (SITP[1:0]=0,1), External clock mode (SPICKSEL[1:0]=0), $2.7 < V_{DD} < 3.6 \text{ V}$ | - | - | 20 ($f_{DFSDMCLK}/4$) | |
| | | SPI mode (SITP[1:0]=0,1), Internal clock mode (SPICKSEL[1:0]≠0), $1.71 < V_{DD} < 3.6 \text{ V}$ | - | - | 20 ($f_{DFSDMCLK}/4$) | |
| | | SPI mode (SITP[1:0]=0,1), Internal clock mode (SPICKSEL[1:0]≠0), $2.7 < V_{DD} < 3.6 \text{ V}$ | - | - | 20 ($f_{DFSDMCLK}/4$) | |
| f_{CKOUT} | Output clock frequency | $1.71 < V_{DD} < 3.6 \text{ V}$ | - | - | 20 | |
| DuCyc $_{CKOUT}$ | Output clock frequency duty cycle | $1.71 < V_{DD} < 3.6 \text{ V}$ | 45 | 50 | 55 | % |

6.3 LQFP176 24 x 24 mm, low-profile quad flat package information


Figure 89. LQFP176, 24 x 24 mm, 176-pin low-profile quad flat package outline



1. Drawing is not to scale.

6.6 UFBGA176+25, 10 x 10, 0.65 mm ultra thin fine-pitch ball grid array package information

Figure 98. UFBGA176+25, 10 × 10 × 0.65 mm ultra thin fine-pitch ball grid array package outline



A0E7_ME_V6

1. Drawing is not to scale.

Table 131. UFBGA176+25, 10 × 10 × 0.65 mm ultra thin fine-pitch ball grid array package mechanical data

| Symbol | millimeters | | | inches ⁽¹⁾ | | |
|--------|-------------|--------|--------|-----------------------|--------|--------|
| | Min | Typ | Max | Min | Typ | Max |
| A | 0.460 | 0.530 | 0.600 | 0.0181 | 0.0209 | 0.0236 |
| A1 | 0.050 | 0.080 | 0.110 | 0.002 | 0.0031 | 0.0043 |
| A2 | 0.400 | 0.450 | 0.500 | 0.0157 | 0.0177 | 0.0197 |
| b | 0.230 | 0.280 | 0.330 | 0.0091 | 0.0110 | 0.0130 |
| D | 9.950 | 10.000 | 10.050 | 0.3917 | 0.3937 | 0.3957 |
| E | 9.950 | 10.000 | 10.050 | 0.3917 | 0.3937 | 0.3957 |
| e | - | 0.650 | - | - | 0.0256 | - |
| F | 0.400 | 0.450 | 0.500 | 0.0157 | 0.0177 | 0.0197 |
| ddd | - | - | 0.080 | - | - | 0.0031 |
| eee | - | - | 0.150 | - | - | 0.0059 |
| fff | - | - | 0.080 | - | - | 0.0031 |

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 99. UFBGA176+25, 10 x 10 mm x 0.65 mm, ultra fine-pitch ball grid array package recommended footprint




Table 132. UFBGA176+25 recommended PCB design rules (0.65 mm pitch BGA)


| Dimension | Recommended values |
|-------------------|--|
| Pitch | 0.65 mm |
| Dpad | 0.300 mm |
| Dsm | 0.400 mm typ. (depends on the soldermask registration tolerance) |
| Stencil opening | 0.300 mm |
| Stencil thickness | Between 0.100 mm and 0.125 mm |
| Pad trace width | 0.100 mm |

TFBGA216 device marking

The following figure gives an example of topside marking orientation versus ball A1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

Figure 103. TFBGA216, 13 × 13 × 0.8 mm thin fine-pitch ball grid array package top view example



1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

Appendix A Recommendations when using internal reset OFF

When the internal reset is OFF, the following integrated features are no longer supported:

- The integrated power-on reset (POR) / power-down reset (PDR) circuitry is disabled
- The brownout reset (BOR) circuitry must be disabled
- The embedded programmable voltage detector (PWD) is disabled
- V_{BAT} functionality is no more available and VBAT pin should be connected to V_{DD}
- The over-drive mode is not supported

A.1 Operating conditions

Table 137. Limitations depending on the operating power supply range

| Operating power supply range | ADC operation | Maximum Flash memory access frequency with no wait states ($f_{Flashmax}$) | Maximum Flash memory access frequency with wait states ⁽¹⁾⁽²⁾ | I/O operation | Possible Flash memory operations |
|---|--------------------------------|--|--|-----------------------|---|
| V _{DD} = 1.7 to 2.1 V ⁽³⁾ | Conversion time up to 1.2 Msps | 20 MHz | 168 MHz with 8 wait states and over-drive OFF | – No I/O compensation | 8-bit erase and program operations only |

1. Applicable only when the code is executed from Flash memory. When the code is executed from RAM, no wait state is required.
2. Thanks to the ART accelerator on ITCM interface and L1-cache on AXI interface, the number of wait states given here does not impact the execution speed from the Flash memory since the ART accelerator or L1-cache allows to achieve a performance equivalent to 0-wait state program execution.
3. V_{DD}/V_{DDA} minimum value of 1.7 V, with the use of an external power supply supervisor (refer to [Section 2.18.1: Internal reset ON](#)).