

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M7
Core Size	32-Bit Single-Core
Speed	216MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I²C, IrDA, LINbus, MMC/SD/SDIO, QSPI, SAI, SPDIF, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I²S, LCD, POR, PWM, WDT
Number of I/O	114
Program Memory Size	2MB (2M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	1.7V ~ 3.6V
Data Converters	A/D 24x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f767zit6

1 Description

The STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx devices are based on the high-performance ARM® Cortex®-M7 32-bit RISC core operating at up to 216 MHz frequency. The Cortex®-M7 core features a floating point unit (FPU) which supports ARM® double-precision and single-precision data-processing instructions and data types. It also implements a full set of DSP instructions and a memory protection unit (MPU) which enhances the application security.

The STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx devices incorporate high-speed embedded memories with a Flash memory up to 2 Mbytes, 512 Kbytes of SRAM (including 128 Kbytes of Data TCM RAM for critical real-time data), 16 Kbytes of instruction TCM RAM (for critical real-time routines), 4 Kbytes of backup SRAM available in the lowest power modes, and an extensive range of enhanced I/Os and peripherals connected to two APB buses, two AHB buses, a 32-bit multi-AHB bus matrix and a multi layer AXI interconnect supporting internal and external memories access.

All the devices offer three 12-bit ADCs, two DACs, a low-power RTC, twelve general-purpose 16-bit timers including two PWM timers for motor control, two general-purpose 32-bit timers, a true random number generator (RNG). They also feature standard and advanced communication interfaces.

- Up to four I²Cs
- Six SPIs, three I²Ss in half-duplex mode. To achieve audio class accuracy, the I²S peripherals can be clocked via a dedicated internal audio PLL or via an external clock to allow synchronization.
- Four USARTs plus four UARTs
- An USB OTG full-speed and a USB OTG high-speed with full-speed capability (with the ULPI)
- Three CANs
- Two SAI serial audio interfaces
- Two SDMMC host interfaces
- Ethernet and camera interfaces
- LCD-TFT display controller
- Chrom-ART Accelerator™
- SPDIFRX interface
- HDMI-CEC

Advanced peripherals include two SDMMC interfaces, a flexible memory control (FMC) interface, a Quad-SPI Flash memory interface, a camera interface for CMOS sensors. Refer to [Table 2: STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx features and peripheral counts](#) for the list of peripherals available on each part number.

The STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx devices operate in the -40 to +105 °C temperature range from a 1.7 to 3.6 V power supply. Dedicated supply inputs for USB (OTG_FS and OTG_HS) and SDMMC2 (clock, command and 4-bit data) are available on all the packages except LQFP100 for a greater power supply choice.

The supply voltage can drop to 1.7 V with the use of an external power supply supervisor (refer to [Section 2.18.2: Internal reset OFF](#)). A comprehensive set of power-saving mode allows the design of low-power applications.

2.13 JPEG codec (JPEG)

The JPEG codec provides an fast and simple hardware compressor and decompressor of JPEG images with full management of JPEG headers.

The JPEG codec main features:

- 8-bit/channel pixel depths
- Single clock per pixel encoding and decoding
- Support for JPEG header generation and parsing
- Up to four programmable quantization tables
- Fully programmable Huffman tables (two AC and two DC)
- Fully programmable minimum coded unit (MCU)
- Encode/decode support (non simultaneous)
- Single clock Huffman coding and decoding
- Two-channel interface: Pixel/Compress In, Pixel/Compressed Out
- Stallable design
- Support for single, greyscale component
- Functionality to enable/disable header processing
- Internal register interface
- Fully synchronous design
- Configured for high-speed decode mode

2.14 External interrupt/event controller (EXTI)

The external interrupt/event controller consists of 25 edge-detector lines used to generate interrupt/event requests. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 168 GPIOs can be connected to the 16 external interrupt lines.

2.15 Clocks and startup

On reset the 16 MHz internal HSI RC oscillator is selected as the default CPU clock. The 16 MHz internal RC oscillator is factory-trimmed to offer 1% accuracy. The application can then select as system clock either the RC oscillator or an external 4-26 MHz clock source. This clock can be monitored for failure. If a failure is detected, the system automatically switches back to the internal RC oscillator and a software interrupt is generated (if enabled). This clock source is input to a PLL thus allowing to increase the frequency up to 216 MHz. Similarly, full interrupt management of the PLL clock entry is available when necessary (for example if an indirectly used external oscillator fails).

Several prescalers allow the configuration of the two AHB buses, the high-speed APB (APB2) and the low-speed APB (APB1) domains. The maximum frequency of the two AHB buses is 216 MHz while the maximum frequency of the high-speed APB domains is 108 MHz. The maximum allowed frequency of the low-speed APB domain is 54 MHz.

Table 10. STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx pin and ball definitions (continued)

Pin Number										Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions						
STM32F765xx STM32F767xx					STM32F768Ax STM32F769xx																
LQFP100	LQFP144	UFBGA176	LQFP176	LQFP208	TFBGA216	WL CSP180 ⁽¹⁾	LQFP176	LQFP208	TFBGA216												
17	28	M4	34	37	M4	NC	34	37	M4	PC2	I/O	FT	-	DFSDM1_CKIN1, SPI2_MISO, DFSDM1_CKOUT, OTG_HS_ULPI_DIR, ETH_MII_TXD2, FMC_SDNE0, EVENTOUT	ADC1_IN12, ADC2_IN12, ADC3_IN12						
18	29	M5	35	38	L4	NC	35	38	L4	PC3	I/O	FT	-	DFSDM1_DATIN1, SPI2_MOSI/I2S2_SD, OTG_HS_ULPI_NXT, ETH_MII_TX_CLK, FMC_SDCKE0, EVENTOUT	ADC1_IN13, ADC2_IN13, ADC3_IN13						
-	30	-	36	39	J5	-	36	39	J5	VDD	S	-	-	-	-						
-	-	-	-	-	J6	-	-	-	J6	VSS	S	-	-	-	-						
19	31	M1	37	40	M1	M11	37	40	M1	VSSA	S	-	-	-	-						
-	-	N1	-	-	N1	-	-	-	N1	VREF-	S	-	-	-	-						
20	32	P1	38	41	P1	-	38	41	P1	VREF+	S	-	-	-	-						
21	33	R1	39	42	R1	M12	39	42	R1	VDDA	S	-	-	-	-						
22	34	N3	40	43	N3	M13	40	43	N3	PA0-WKUP	I/O	FT	(4)	TIM2_CH1/TIM2_ETR, TIM5_CH1, TIM8_ETR, USART2_CTS, UART4_TX, SAI2_SD_B, ETH_MII_CRS, EVENTOUT	ADC1_IN0, ADC2_IN0, ADC3_IN0, WKUP1						
23	35	N2	41	44	N2	J11	41	44	N2	PA1	I/O	FT	-	TIM2_CH2, TIM5_CH2, USART2_RTS, UART4_RX, QUADSPI_BK1_IO3, SAI2_MCLK_B, ETH_MII_RX_CLK/ETH_R MII_REF_CLK, LCD_R2, EVENTOUT	ADC1_IN1, ADC2_IN1, ADC3_IN1						

Table 10. STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx pin and ball definitions (continued)

Pin Number												Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions						
STM32F765xx STM32F767xx						STM32F768Ax STM32F769xx																	
LQFP100	LQFP144	UFBGA176	LQFP176	LQFP208	TFBGA216	WLCSP180 ⁽¹⁾	LQFP176	LQFP208	TFBGA216														
-	51	M8	61	72	K7	P9	61	72	K7	VSS	S	-	-	-	-	-	-						
-	52	N8	62	73	L8	M8	62	73	L8	VDD	S	-	-	-	-	-	-						
-	53	N6	63	74	N6	L8	63	74	N6	PF13	I/O	FT	-	I2C4_SMBA, DFSDM1_DATIN6, FMC_A7, EVENTOUT	-	-							
-	54	R7	64	75	P6	K8	64	75	P6	PF14	I/O	FT	-	I2C4_SCL, DFSDM1_CKIN6, FMC_A8, EVENTOUT	-	-							
-	55	P7	65	76	M8	P8	65	76	M8	PF15	I/O	FT	-	I2C4_SDA, FMC_A9, EVENTOUT	-	-							
-	56	N7	66	77	N7	N8	66	77	N7	PG0	I/O	FT	-	FMC_A10, EVENTOUT	-	-							
-	57	M7	67	78	M7	L7	67	78	M7	PG1	I/O	FT	-	FMC_A11, EVENTOUT	-	-							
37	58	R8	68	79	R8	M7	68	79	R8	PE7	I/O	FT	-	TIM1_ETR, DFSDM1_DATIN2, UART7_RX, QUADSPI_BK2_IO0, FMC_D4, EVENTOUT	-	-							
38	59	P8	69	80	N9	N7	69	80	N9	PE8	I/O	FT	-	TIM1_CH1N, DFSDM1_CKIN2, UART7_TX, QUADSPI_BK2_IO1, FMC_D5, EVENTOUT	-	-							
39	60	P9	70	81	P9	P7	70	81	P9	PE9	I/O	FT	-	TIM1_CH1, DFSDM1_CKOUT, UART7_RTS, QUADSPI_BK2_IO2, FMC_D6, EVENTOUT	-	-							
-	61	M9	71	82	K8	-	71	82	K8	VSS	S	-	-	-	-	-							
-	62	N9	72	83	L9	-	72	83	L9	VDD	S	-	-	-	-	-							

Table 10. STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx pin and ball definitions (continued)

Pin Number												Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
STM32F765xx STM32F767xx						STM32F768Ax STM32F769xx											
LQFP100	LQFP144	UFBGA176	LQFP176	LQFP208	TFBGA216	WLCSP180 ⁽¹⁾	LQFP176	LQFP208	TFBGA216								
40	63	R9	73	84	R9	J6	73	84	R9	PE10	I/O	FT	-	TIM1_CH2N, DFSDM1_DATIN4, UART7_CTS, QUADSPI_BK2_IO3, FMC_D7, EVENTOUT	-	-	
41	64	P10	74	85	P10	K6	74	85	P10	PE11	I/O	FT	-	TIM1_CH2, SPI4_NSS, DFSDM1_CKIN4, SAI2_SD_B, FMC_D8, LCD_G3, EVENTOUT	-	-	
42	65	R10	75	86	R10	L6	75	86	R10	PE12	I/O	FT	-	TIM1_CH3N, SPI4_SCK, DFSDM1_DATIN5, SAI2_SCK_B, FMC_D9, LCD_B4, EVENTOUT	-	-	
43	66	N11	76	87	R12	P6	76	87	R12	PE13	I/O	FT	-	TIM1_CH3, SPI4_MISO, DFSDM1_CKIN5, SAI2_FS_B, FMC_D10, LCD_DE, EVENTOUT	-	-	
44	67	P11	77	88	P11	N6	77	88	P11	PE14	I/O	FT	-	TIM1_CH4, SPI4_MOSI, SAI2_MCLK_B, FMC_D11, LCD_CLK, EVENTOUT	-	-	
45	68	R11	78	89	R11	M6	78	89	R11	PE15	I/O	FT	-	TIM1_BKIN, FMC_D12, LCD_R7, EVENTOUT	-	-	
46	69	R12	79	90	P12	K5	79	90	P12	PB10	I/O	FT	-	TIM2_CH3, I2C2_SCL, SPI2_SCK/I2S2_CK, DFSDM1_DATIN7, USART3_TX, QUADSPI_BK1_NCS, OTG_HS_ULPI_D3, ETH_MII_RX_ER, LCD_G4, EVENTOUT	-	-	

Table 10. STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx pin and ball definitions (continued)

Pin Number										Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions						
STM32F765xx STM32F767xx					STM32F768Ax STM32F769xx																
LQFP100	LQFP144	UFBGA176	LQFP176	LQFP208	TFBGA216	WLCSP180 ⁽¹⁾	LQFP176	LQFP208	TFBGA216												
47	70	R13	80	91	R13	L5	80	91	R13	PB11	I/O	FT	-	TIM2_CH4, I2C2_SDA, DFSDM1_CKIN7, USART3_RX, OTG_HS_ULPI_D4, ETH_MII_TX_EN/ETH_RMII_TX_EN, DSI_TE, LCD_G5, EVENTOUT	-						
48	71	M10	81	92	L11	P5	81	92	L11	VCAP_1	S	-	-	-	-	-					
49	-	-	-	93	K9	N5	-	93	K9	VSS	S	-	-	-	-	-					
50	72	N10	82	94	L10	P4	82	94	L10	VDD	S	-	-	-	-	-					
-	-	-	-	95	M1_4	NC	-	95	M1_4	PJ5	I/O	FT	-	LCD_R6, EVENTOUT	-	-					
-	-	M11	83	96	P13	NC	83	96	P13	PH6	I/O	FT	-	I2C2_SMBA, SPI5_SCK, TIM12_CH1, ETH_MII_RXD2, FMC_SDNE1, DCMI_D8, EVENTOUT	-	-					
-	-	N12	84	97	N13	NC	84	97	N13	PH7	I/O	FT	-	I2C3_SCL, SPI5_MISO, ETH_MII_RXD3, FMC_SDCKE1, DCMI_D9, EVENTOUT	-	-					
-	-	M12	85	98	P14	M5	-	98	P14	PH8	I/O	FT	-	I2C3_SDA, FMC_D16, DCMI_HSYNC, LCD_R2, EVENTOUT	-	-					
-	-	M13	86	99	N14	K4	-	99	N14	PH9	I/O	FT	-	I2C3_SMBA, TIM12_CH2, FMC_D17, DCMI_D0, LCD_R3, EVENTOUT	-	-					
-	-	L13	87	100	P15	L4	-	100	P15	PH10	I/O	FT	-	TIM5_CH1, I2C4_SMBA, FMC_D18, DCMI_D1, LCD_R4, EVENTOUT	-	-					
-	-	L12	88	101	N15	M4	-	101	N15	PH11	I/O	FT	-	TIM5_CH2, I2C4_SCL, FMC_D19, DCMI_D2, LCD_R5, EVENTOUT	-	-					

Table 11. FMC pin definition (continued)

Pin name	NOR/PSRAM/SRAM	NOR/PSRAM Mux	NAND16	SDRAM
PB7	NADV	NADV	-	-
PF6	-	-	-	-
PF7	-	-	-	-
PF8	-	-	-	-
PF9	-	-	-	-
PF10	-	-	-	-
PG6	-	-	-	-
PG7	-	-	INT	-
PE0	NBL0	NBL0	-	NBL0
PE1	NBL1	NBL1	-	NBL1
PI4	NBL2	-	-	NBL2
PI5	NBL3	-	-	NBL3
PG8	-	-	-	SDCLK
PC0	-	-	-	SDNWE
PF11	-	-	-	SDNRAS
PG15	-	-	-	SDNCAS
PH2	-	-	-	SDCKE0
PH3	-	-	-	SDNE0
PH6	-	-	-	SDNE1
PH7	-	-	-	SDCKE1
PH5	-	-	-	SDNWE
PC2	-	-	-	SDNE0
PC3	-	-	-	SDCKE0
PC6	NWAIT	NWAIT	NWAIT	-
PB5	-	-	-	SDCKE1
PB6	-	-	-	SDNE1

Table 12. STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx alternate function mapping (continued)

Port		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
		SYS	I2C4/UA RT5/TIM 1/2	TIM3/4/5	TIM8/9/10/ 11/LPTIM 1/DFSDM 1/CEC	I2C1/2/3/ 4/USART 1/CEC	SPI1/I2S 1/SPI2/I2 S2/SPI3/ I2S3/SPI 4/5/6	SPI2/I2S 2/SPI3/I2 S3/SPI6/ USART1/ 2/3/UART 5/DFSDM 1/SPDIF	SPI2/I2S 2/USART 6/UART4/ 5/7/8/OT G_FS/SP DIF	CAN1/2/T IM12/13/ 14/QUAD SPI/FMC/ LCD	SAI2/QU ADSP/S DMMC2/D FSMD1/O TG2_HS/ OTG1_FS /LCD	I2C4/CAN 3/SDMM C2/ETH	UART7/ FMC/SD MMC1/M DIOS/OT G2_FS	DCMI/L CD/DSI	LCD	SYS	
Port A	PA11	-	TIM1_C H4	-	-	-	SPI2_NS S/I2S2_ WS	UART4_ RX	USART1_ CTS	-	CAN1_R X	OTG_FS_ DM	-	-	-	LCD_R4	EVEN TOUT
	PA12	-	TIM1_ET R	-	-	-	SPI2_SC K/I2S2_ CK	UART4_ TX	USART1_ RTS	SAI2_FS _B	CAN1_T X	OTG_FS_ DP	-	-	-	LCD_R5	EVEN TOUT
	PA13	JTMS- SWDIO	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVEN TOUT
	PA14	JTCK- SWCLK	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVEN TOUT
	PA15	JTDI	TIM2_C H1/TIM2_ _ETR	-	-	HDMI- CEC	SPI1_NS S/I2S1_ WS	SPI3_NS S/I2S3_ WS	SPI6_NS S	UART4_ RTS	-	-	CAN3_TX	UART7_ TX	-	-	EVEN TOUT
Port B	PB0	-	TIM1_C H2N	TIM3_C H3	TIM8_CH 2N	-	-	DFSDM1_ _CKOUT	-	UART4_ CTS	LCD_R3	OTG_HS_ ULPI_D1	ETH_MII_ RXD2	-	-	LCD_G1	EVEN TOUT
	PB1	-	TIM1_C H3N	TIM3_C H4	TIM8_CH 3N	-	-	DFSDM1_ _DATIN1	-	-	LCD_R6	OTG_HS_ ULPI_D2	ETH_MII_ RXD3	-	-	LCD_G0	EVEN TOUT
	PB2	-	-	-	-	-	-	SAI1_SD _A	SPI3_MO SI/I2S3_ SD	QUADSP I_CLK	DFSDM1_ _CKIN1	-	-	-	-	EVEN TOUT	
	PB3	JTDO/T RACES WO	TIM2_C H2	-	-	-	SPI1_SC K/I2S1_ CK	SPI3_SC K/I2S3_ CK	-	SPI6_SC K	-	SDMMC2_ D2	CAN3_R X	UART7_ RX	-	-	EVEN TOUT
	PB4	NJTRST	-	TIM3_C H1	-	-	SPI1_MI SO	SPI3_MI SO	SPI2_NS S/I2S2_ WS	SPI6_MI SO	-	SDMMC2_ D3	CAN3_TX	UART7_ TX	-	-	EVEN TOUT
	PB5	-	UART5_ RX	TIM3_C H2	-	I2C1_SM BA	SPI1_M OSI/I2S1_ SD	SPI3_M OSI/I2S3_ SD	-	SPI6_MO SI	CAN2_R X	OTG_HS_ ULPI_D7	ETH_PPS_ _OUT	FMC_SD CKE1	DCMI_D 10	LCD_G7	EVEN TOUT
	PB6	-	UART5_ TX	TIM4_C H1	HDMI- CEC	I2C1_SC L	-	DFSDM1_ _DATIN5	USART1_ _TX	-	CAN2_T X	QUADSPI_ _BK1_NC S	I2C4_SC L	FMC_SD NE1	DCMI_D 5	-	EVEN TOUT

Table 12. STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx alternate function mapping (continued)

Port		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
		SYS	I2C4/UA RT5/TIM 1/2	TIM3/4/5	TIM8/9/10/ 11/LPTIM 1/DFSDM 1/CEC	I2C1/2/3/ 4/USART 1/CEC	SPI1/I2S 1/SPI2/I2 S2/SPI3/ I2S3/SPI 4/5/6	SPI2/I2S 2/SPI3/I2 S3/SPI6/ USART1/ 2/3/UART 5/DFSDM 1/SPDIF	SPI2/I2S 2/SPI3/I2 S3/SPI6/ USART1/ 2/3/UART 5/7/8/OT G_FS/SP DIF	CAN1/2/T IM12/13/ 14/QUAD SPI/FMC/ LCD	SAI2/QU ADSP1/S DMMC2/D FSDM1/O TG2_HS/ OTG1_FS /LCD	I2C4/CAN 3/SDMM C2/ETH	UART7/ FMC/SD MMC1/M DIOS/OT G2_FS	DCMI/L CD/DSI	LCD	SYS	
Port I	PI12	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_HS YNC	EVEN TOUT	
	PI13	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_VS YNC	EVEN TOUT	
	PI14	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_CL K	EVEN TOUT	
	PI15	-	-	-	-	-	-	-	-	-	LCD_G2	-	-	-	LCD_R0	EVEN TOUT	
Port J	PJ0	-	-	-	-	-	-	-	-	-	LCD_R7	-	-	-	LCD_R1	EVEN TOUT	
	PJ1	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_R2	EVEN TOUT	
	PJ2	-	-	-	-	-	-	-	-	-	-	-	-	-	DSI_TE	LCD_R3	EVEN TOUT
	PJ3	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_R4	EVEN TOUT
	PJ4	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_R5	EVEN TOUT
	PJ5	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_R6	EVEN TOUT
	PJ6	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_R7	EVEN TOUT
	PJ7	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_G0	EVEN TOUT
	PJ8	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_G1	EVEN TOUT
	PJ9	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_G2	EVEN TOUT
	PJ10	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LCD_G3	EVEN TOUT

Table 13. STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx register boundary addresses⁽¹⁾ (continued)

Bus	Boundary address	Peripheral
AHB1	0x4008 0000- 0x4FFF FFFF	Reserved
	0x4004 0000 - 0x4007 FFFF	USB OTG HS
	0x4002 BC00- 0x4003 FFFF	Reserved
	0x4002 B000 - 0x4002 BBFF	Chrom-ART (DMA2D)
	0x4002 9400 - 0x4002 AFFF	Reserved
	0x4002 9000 - 0x4002 93FF	ETHERNET MAC
	0x4002 8C00 - 0x4002 8FFF	
	0x4002 8800 - 0x4002 8BFF	
	0x4002 8400 - 0x4002 87FF	
	0x4002 8000 - 0x4002 83FF	
	0x4002 6800 - 0x4002 7FFF	Reserved
	0x4002 6400 - 0x4002 67FF	DMA2
	0x4002 6000 - 0x4002 63FF	DMA1
	0x4002 5000 - 0X4002 5FFF	Reserved
	0x4002 4000 - 0x4002 4FFF	BKPSRAM
	0x4002 3C00 - 0x4002 3FFF	Flash interface register
	0x4002 3800 - 0x4002 3BFF	RCC
	0X4002 3400 - 0X4002 37FF	Reserved
	0x4002 3000 - 0x4002 33FF	CRC
	0x4002 2C00 - 0x4002 2FFF	Reserved
	0x4002 2800 - 0x4002 2BFF	GPIOK
	0x4002 2400 - 0x4002 27FF	GPIOJ
	0x4002 2000 - 0x4002 23FF	GPIOI
	0x4002 1C00 - 0x4002 1FFF	GPIOH
	0x4002 1800 - 0x4002 1BFF	GPIOG
	0x4002 1400 - 0x4002 17FF	GPIOF
	0x4002 1000 - 0x4002 13FF	GPIOE
	0X4002 0C00 - 0x4002 0FFF	GPIOD
	0x4002 0800 - 0x4002 0BFF	GPIOC
	0x4002 0400 - 0x4002 07FF	GPIOB
	0x4002 0000 - 0x4002 03FF	GPIOA

Table 19. VCAP1/VCAP2 operating conditions⁽¹⁾

Symbol	Parameter	Conditions
C _{EXT}	Capacitance of external capacitor	2.2 μ F
ESR	ESR of external capacitor	< 2 Ω

1. When bypassing the voltage regulator, the two 2.2 μ F V_{CAP} capacitors are not required and should be replaced by two 100 nF decoupling capacitors.

5.3.3 Operating conditions at power-up / power-down (regulator ON)

Subject to general operating conditions for T_A.

Table 20. Operating conditions at power-up / power-down (regulator ON)

Symbol	Parameter	Min	Max	Unit
t _{VDD}	V _{DD} rise time rate	20	∞	μ s/V
	V _{DD} fall time rate	20	∞	

5.3.4 Operating conditions at power-up / power-down (regulator OFF)

Subject to general operating conditions for T_A.

Table 21. Operating conditions at power-up / power-down (regulator OFF)⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
t _{VDD}	V _{DD} rise time rate	Power-up	20	∞	μ s/V
	V _{DD} fall time rate	Power-down	20	∞	
t _{VCAP}	V _{CAP_1} and V _{CAP_2} rise time rate	Power-up	20	∞	μ s/V
	V _{CAP_1} and V _{CAP_2} fall time rate	Power-down	20	∞	

1. To reset the internal logic at power-down, a reset must be applied on pin PA0 when V_{DD} reach below 1.08 V.

5.3.5 Reset and power control block characteristics

The parameters given in [Table 22](#) are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in [Table 17](#).

Table 27. Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (Single bank mode) or SRAM on AXI (L1-cache disabled), regulator ON

Symbol	Parameter	Conditions	f_{HCLK} (MHz)	Typ	Max ⁽¹⁾			Unit
					TA= 25 °C	TA=85 °C	TA=105 °C	
I_{DD}	Supply current in RUN mode	All peripherals enabled ⁽²⁾⁽³⁾	216	190	209	255	-	mA
			200	177	194	241	268	
			180	160	175	211	232	
			168	144	156	189	209	
			144	115	125	152	170	
			60	56	62	89	107	
			25	27	32	59	79	
		All peripherals disabled ⁽³⁾	216	92	103	150	-	
			200	86	96	243	171	
			180	79	87	123	144	
			168	71	79	111	131	
			144	60	65	92	110	
			60	32	36	63	80	
			25	16	20	46	64	

1. Guaranteed by characterization results, unless otherwise specified.
2. When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI are ON, an additional power consumption should be considered.
3. When the ADC is ON (ADON bit set in the ADC_CR2 register), add an additional power consumption of 1.73 mA per ADC for the analog part.

5.3.8 Wakeup time from low-power modes

The wakeup times given in [Table 40](#) are measured starting from the wakeup event trigger up to the first instruction executed by the CPU:

- For Stop or Sleep modes: the wakeup event is WFE.
- WKUP (PA0) pin is used to wakeup from Standby, Stop and Sleep modes.

All timings are derived from tests performed under ambient temperature and $V_{DD}=3.3$ V.

Table 40. Low-power mode wakeup timings

Symbol	Parameter	Conditions	Typ ⁽¹⁾	Max ⁽¹⁾	Unit
$t_{WUSLEEP}^{(2)}$	Wakeup from Sleep	-	13	13	CPU clock cycles
$t_{WUSTOP}^{(2)}$	Wakeup from Stop mode with MR/LP regulator in normal mode	Main regulator is ON	14	14.9	μ s
		Main regulator is ON and Flash memory in Deep power down mode	104.1	107.6	
		Low power regulator is ON	21.4	24.2	
		Low power regulator is ON and Flash memory in Deep power down mode	111.5	116.5	
$t_{WUSTOP}^{(2)}$	Wakeup from Stop mode with MR/LP regulator in Under-drive mode	Main regulator in under-drive mode (Flash memory in Deep power-down mode)	107.4	113.2	μ s
		Low power regulator in under-drive mode (Flash memory in Deep power-down mode)	112.7	120	
$t_{WUSTDBY}^{(2)}$	Wakeup from Standby mode	Exit Standby mode on rising edge	308	313	μ s
		Exit Standby mode on falling edge	307	313	


1. Guaranteed by characterization results.

2. The wakeup times are measured from the wakeup event to the point in which the application code reads the first

For C_{L1} and C_{L2} , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 30*). C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . The PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C_{L1} and C_{L2} .

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.

Figure 30. Typical application with an 8 MHz crystal



1. R_{EXT} value depends on the crystal characteristics.

Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 44*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Table 44. LSE oscillator characteristics ($f_{LSE} = 32.768$ kHz)⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
I_{DD}	LSE current consumption	LSEDRV[1:0]=00 Low drive capability	-	250	-	nA
		LSEDRV[1:0]=10 Medium low drive capability	-	300	-	
		LSEDRV[1:0]=01 Medium high drive capability	-	370	-	
		LSEDRV[1:0]=11 High drive capability	-	480	-	

Table 65. I/O static characteristics (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit	
I_{lk}	I/O input leakage current ⁽⁴⁾	$V_{SS} \leq V_{IN} \leq V_{DD}$	-	-	± 1	μA	
	I/O FT input leakage current ⁽⁵⁾	$V_{IN} = 5 V$	-	-	3		
R_{PU}	Weak pull-up equivalent resistor ⁽⁶⁾	All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID)	$V_{IN} = V_{SS}$	30	40	50	$k\Omega$
				7	10	14	
	Weak pull-down equivalent resistor ⁽⁷⁾	All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID)	$V_{IN} = V_{DD}$	30	40	50	
				7	10	14	
C_{IO} ⁽⁸⁾	I/O pin capacitance	-	-	5	-	pF	

1. Guaranteed by design.
2. Tested in production.
3. With a minimum of 200 mV.
4. Leakage could be higher than the maximum value, if negative current is injected on adjacent pins. Refer to [Table 64: I/O current injection susceptibility](#)
5. To sustain a voltage higher than $V_{DD} + 0.3 V$, the internal pull-up/pull-down resistors must be disabled. Leakage could be higher than the maximum value, if negative current is injected on adjacent pins. Refer to [Table 64: I/O current injection susceptibility](#)
6. Pull-up resistors are designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimum (~10% order).
7. Pull-down resistors are designed with a true resistance in series with a switchable NMOS. This NMOS contribution to the series resistance is minimum (~10% order).
8. Hysteresis voltage between Schmitt trigger switching levels. Guaranteed by characterization results.


All I/Os are CMOS and TTL compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements for FT I/Os is shown in [Figure 38](#).

Table 67. I/O AC characteristics⁽¹⁾⁽²⁾ (continued)

OSPEEDRy [1:0] bit value ⁽¹⁾	Symbol	Parameter	Conditions	Min	Typ	Max	Unit
11	$f_{max(IO)out}$	Maximum frequency ⁽³⁾	$C_L = 30 \text{ pF}, V_{DD} \geq 2.7 \text{ V}$	-	-	100 ⁽⁴⁾	MHz
			$C_L = 30 \text{ pF}, V_{DD} \geq 1.8 \text{ V}$	-	-	50	
			$C_L = 30 \text{ pF}, V_{DD} \geq 1.7 \text{ V}$	-	-	42.5	
			$C_L = 10 \text{ pF}, V_{DD} \geq 2.7 \text{ V}$	-	-	180 ⁽⁴⁾	
			$C_L = 10 \text{ pF}, V_{DD} \geq 1.8 \text{ V}$	-	-	100	
			$C_L = 10 \text{ pF}, V_{DD} \geq 1.7 \text{ V}$	-	-	72.5	
	$t_{f(IO)out}/t_{r(IO)out}$	Output high to low level fall time and output low to high level rise time	$C_L = 30 \text{ pF}, V_{DD} \geq 2.7 \text{ V}$	-	-	4	ns
			$C_L = 30 \text{ pF}, V_{DD} \geq 1.8 \text{ V}$	-	-	6	
			$C_L = 30 \text{ pF}, V_{DD} \geq 1.7 \text{ V}$	-	-	7	
			$C_L = 10 \text{ pF}, V_{DD} \geq 2.7 \text{ V}$	-	-	2.5	
			$C_L = 10 \text{ pF}, V_{DD} \geq 1.8 \text{ V}$	-	-	3.5	
			$C_L = 10 \text{ pF}, V_{DD} \geq 1.7 \text{ V}$	-	-	4	
-	tEXTI pw	Pulse width of external signals detected by the EXTI controller	-	10	-	-	ns

- Guaranteed by design.
- The I/O speed is configured using the OSPEEDRy[1:0] bits. Refer to the STM32F76xxx and STM32F77xxx reference manual for a description of the GPIOx_SPEEDR GPIO port output speed register.
- The maximum frequency is defined in [Figure 39](#).
- For maximum frequencies above 50 MHz and $V_{DD} > 2.4 \text{ V}$, the compensation cell should be used.

Figure 39. I/O AC characteristics definition



JATG/SWD characteristics

Unless otherwise specified, the parameters given in [Table 87](#) for JTAG/SWD are derived from tests performed under the ambient temperature, f_{HCLK} frequency and VDD supply voltage conditions summarized in [Table 17](#), with the following configuration:


- Output speed is set to OSPEEDR[1:0] = 10
- Capacitive load C=30 pF
- Measurement points are performed at CMOS levels: 0.5V_{DD}

Refer to [Section 5.3.20: I/O port characteristics](#) for more details on the input/output alternate function characteristics (SCK,SD,WS).

Table 87. Dynamics characteristics: JTAG characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
F_{pp}	TCK clock frequency	2.7V < VDD < 3.6V	-	-	40	MHz
$1/t_c(TCK)$		1.71 < VDD < 3.6V	-	-	35	
$t_w(TCKH)$	SCK high and low time	-	$T_{PCLK} - 1$	T_{PCLK}	$T_{PCLK} + 1$	ns
$t_w(TCKL)$						
$t_{su}(TMS)$	TMS input setup time	-	3	-	-	
$t_h(TMS)$	TMS input hold time	-	0	-	-	
$t_{su}(TDI)$	TDI input setup time	-	0.5	-	-	
$t_h(TDI)$	TDI input hold time	-	2	-	-	
$t_{ov}(TDO)$	TDO output valid time	2.7V < VDD < 3.6V	-	9	11	
		1.71 < VDD < 3.6V	-	9	13	
$t_{oh}(TDO)$	TDO output hold time	-	7.5	-	-	

Figure 65. Synchronous multiplexed NOR/PSRAM read timings



MS32757V1

Table 109. Synchronous multiplexed PSRAM write timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
$t_{w(CLK)}$	FMC_CLK period	$2T_{HCLK} - 0.5$	-	ns
$t_d(CLKL-NExL)$	FMC_CLK low to FMC_NEx low (x=0..2)	-	2	
$t_d(CLKH-NExH)$	FMC_CLK high to FMC_NEx high (x= 0...2)	$T_{HCLK} + 0.5$	-	
$t_d(CLKL-NADVl)$	FMC_CLK low to FMC_NADV low	-	1	
$t_d(CLKL-NADVh)$	FMC_CLK low to FMC_NADV high	0	-	
$t_d(CLKL-AV)$	FMC_CLK low to FMC_Ax valid (x=16...25)	-	2.5	
$t_d(CLKH-AIV)$	FMC_CLK high to FMC_Ax invalid (x=16...25)	T_{HCLK}	-	
$t_d(CLKL-NWEL)$	FMC_CLK low to FMC_NWE low	-	1.5	
$t_d(CLKH-NWEH)$	FMC_CLK high to FMC_NWE high	$T_{HCLK} + 0.5$	-	
$t_d(CLKL-ADV)$	FMC_CLK low to FMC_AD[15:0] valid	-	3	
$t_d(CLKL-ADIV)$	FMC_CLK low to FMC_AD[15:0] invalid	0	-	
$t_d(CLKL-DATA)$	FMC_A/D[15:0] valid data after FMC_CLK low	-	3.5	
$t_d(CLKL-NBLL)$	FMC_CLK low to FMC_NBL low	-	2	
$t_d(CLKH-NBLH)$	FMC_CLK high to FMC_NBL high	$T_{HCLK} + 0.5$	-	
$t_{su}(NWAIT-CLKH)$	FMC_NWAIT valid before FMC_CLK high	2	-	
$t_h(CLKH-NWAIT)$	FMC_NWAIT valid after FMC_CLK high	3.5	-	

1. Guaranteed by characterization results.

Figure 99. UFBGA176+25, 10 x 10 mm x 0.65 mm, ultra fine-pitch ball grid array package recommended footprint




Table 132. UFBGA176+25 recommended PCB design rules (0.65 mm pitch BGA)

Dimension	Recommended values
Pitch	0.65 mm
Dpad	0.300 mm
Dsm	0.400 mm typ. (depends on the soldermask registration tolerance)
Stencil opening	0.300 mm
Stencil thickness	Between 0.100 mm and 0.125 mm
Pad trace width	0.100 mm