

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details


Product Status	Active
Core Processor	ARM® Cortex®-M7
Core Size	32-Bit Single-Core
Speed	216MHz
Connectivity	CANbus, EBI/EMI, I²C, IrDA, LINbus, MMC/SD/SDIO, QSPI, SAI, SPDIF, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I²S, LCD, POR, PWM, WDT
Number of I/O	129
Program Memory Size	2MB (2M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	1.7V ~ 3.6V
Data Converters	A/D 24x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	180-UFBGA, WLCSP
Supplier Device Package	180-WLCSP (5.5x6)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f769aiy6tr">https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f769aiy6tr</a>

<b>4</b>	<b>Memory mapping . . . . .</b>	<b>106</b>
<b>5</b>	<b>Electrical characteristics . . . . .</b>	<b>111</b>
5.1	Parameter conditions . . . . .	111
5.1.1	Minimum and maximum values . . . . .	111
5.1.2	Typical values . . . . .	111
5.1.3	Typical curves . . . . .	111
5.1.4	Loading capacitor . . . . .	111
5.1.5	Pin input voltage . . . . .	111
5.1.6	Power supply scheme . . . . .	112
5.1.7	Current consumption measurement . . . . .	114
5.2	Absolute maximum ratings . . . . .	114
5.3	Operating conditions . . . . .	116
5.3.1	General operating conditions . . . . .	116
5.3.2	VCAP1/VCAP2 external capacitor . . . . .	118
5.3.3	Operating conditions at power-up / power-down (regulator ON) . . . . .	119
5.3.4	Operating conditions at power-up / power-down (regulator OFF) . . . . .	119
5.3.5	Reset and power control block characteristics . . . . .	119
5.3.6	Over-drive switching characteristics . . . . .	121
5.3.7	Supply current characteristics . . . . .	121
5.3.8	Wakeup time from low-power modes . . . . .	139
5.3.9	External clock source characteristics . . . . .	140
5.3.10	Internal clock source characteristics . . . . .	145
5.3.11	PLL characteristics . . . . .	147
5.3.12	PLL spread spectrum clock generation (SSCG) characteristics . . . . .	149
5.3.13	MIPI D-PHY characteristics . . . . .	151
5.3.14	MIPI D-PHY PLL characteristics . . . . .	154
5.3.15	MIPI D-PHY regulator characteristics . . . . .	155
5.3.16	Memory characteristics . . . . .	156
5.3.17	EMC characteristics . . . . .	159
5.3.18	Absolute maximum ratings (electrical sensitivity) . . . . .	160
5.3.19	I/O current injection characteristics . . . . .	161
5.3.20	I/O port characteristics . . . . .	162
5.3.21	NRST pin characteristics . . . . .	168
5.3.22	TIM timer characteristics . . . . .	169
5.3.23	RTC characteristics . . . . .	169
5.3.24	12-bit ADC characteristics . . . . .	169

## List of tables


Table 1.	Device summary . . . . .	2
Table 2.	STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx features and peripheral counts . . . . .	16
Table 3.	Voltage regulator configuration mode versus device operating mode . . . . .	32
Table 4.	Regulator ON/OFF and internal reset ON/OFF availability . . . . .	35
Table 5.	Voltage regulator modes in stop mode . . . . .	36
Table 6.	Timer feature comparison . . . . .	38
Table 7.	I2C implementation . . . . .	41
Table 8.	USART implementation . . . . .	42
Table 9.	Legend/abbreviations used in the pinout table . . . . .	64
Table 10.	STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx pin and ball definitions . . . . .	64
Table 11.	FMC pin definition . . . . .	89
Table 12.	STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx alternate function mapping . . . . .	92
Table 13.	STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx register boundary addresses . . . . .	107
Table 14.	Voltage characteristics . . . . .	114
Table 15.	Current characteristics . . . . .	115
Table 16.	Thermal characteristics . . . . .	115
Table 17.	General operating conditions . . . . .	116
Table 18.	Limitations depending on the operating power supply range . . . . .	118
Table 19.	VCAP1/VCAP2 operating conditions . . . . .	119
Table 20.	Operating conditions at power-up / power-down (regulator ON) . . . . .	119
Table 21.	Operating conditions at power-up / power-down (regulator OFF) . . . . .	119
Table 22.	Reset and power control block characteristics . . . . .	120
Table 23.	Over-drive switching characteristics . . . . .	121
Table 24.	Typical and maximum current consumption in Run mode, code with data processing running from ITCM RAM, regulator ON . . . . .	122
Table 25.	Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (Single bank mode, ART ON except prefetch / L1-cache ON) or SRAM on AXI (L1-cache ON), regulator ON . . . . .	123
Table 26.	Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (Dual bank mode, ART ON except prefetch / L1-cache ON), regulator ON . . . . .	124
Table 27.	Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (Single bank mode) or SRAM on AXI (L1-cache disabled), regulator ON . . . . .	125
Table 28.	Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (Dual bank mode), regulator ON . . . . .	126
Table 29.	Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (Single bank mode) on ITCM interface (ART disabled), regulator ON . . . . .	127
Table 30.	Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (Dual bank mode) on ITCM interface (ART disabled), regulator ON . . . . .	128
Table 31.	Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (Single bank mode, ART ON except prefetch / L1-cache ON)	

**Figure 9. Startup in regulator OFF: slow  $V_{DD}$  slope  
- power-down reset risen after  $V_{CAP\_1}, V_{CAP\_2}$  stabilization**



1. This figure is valid whatever the internal reset mode (ON or OFF).

**Figure 10. Startup in regulator OFF mode: fast  $V_{DD}$  slope  
- power-down reset risen before  $V_{CAP\_1}, V_{CAP\_2}$  stabilization**



1. This figure is valid whatever the internal reset mode (ON or OFF).

### 2.23.1 Advanced-control timers (TIM1, TIM8)

The advanced-control timers (TIM1, TIM8) can be seen as three-phase PWM generators multiplexed on 6 channels. They have complementary PWM outputs with programmable inserted dead times. They can also be considered as complete general-purpose timers. Their 4 independent channels can be used for:

- Input capture
- Output compare
- PWM generation (edge- or center-aligned modes)
- One-pulse mode output

If configured as standard 16-bit timers, they have the same features as the general-purpose TIMx timers. If configured as 16-bit PWM generators, they have full modulation capability (0–100%).

The advanced-control timer can work together with the TIMx timers via the Timer Link feature for synchronization or event chaining.

TIM1 and TIM8 support independent DMA request generation.

### 2.23.2 General-purpose timers (TIMx)

There are ten synchronizable general-purpose timers embedded in the STM32F76xxx devices (see [Table 6](#) for differences).

- **TIM2, TIM3, TIM4, TIM5**

The STM32F76xxx include 4 full-featured general-purpose timers: TIM2, TIM5, TIM3, and TIM4. The TIM2 and TIM5 timers are based on a 32-bit auto-reload up/downcounter and a 16-bit prescaler. The TIM3 and TIM4 timers are based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. They all feature 4 independent channels for input capture/output compare, PWM or one-pulse mode output. This gives up to 16 input capture/output compare/PWMs on the largest packages.

The TIM2, TIM3, TIM4, TIM5 general-purpose timers can work together, or with the other general-purpose timers and the advanced-control timers TIM1 and TIM8 via the Timer Link feature for synchronization or event chaining.

Any of these general-purpose timers can be used to generate PWM outputs.

TIM2, TIM3, TIM4, TIM5 all have independent DMA request generation. They are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 4 hall-effect sensors.

- **TIM9, TIM10, TIM11, TIM12, TIM13, and TIM14**

These timers are based on a 16-bit auto-reload upcounter and a 16-bit prescaler. TIM10, TIM11, TIM13, and TIM14 feature one independent channel, whereas TIM9 and TIM12 have two independent channels for input capture/output compare, PWM or one-pulse mode output. They can be synchronized with the TIM2, TIM3, TIM4, TIM5 full-featured general-purpose timers. They can also be used as simple time bases.

### 2.23.3 Basic timers TIM6 and TIM7

These timers are mainly used for DAC trigger and waveform generation. They can also be used as a generic 16-bit time base.

TIM6 and TIM7 support independent DMA request generation.

## 2.24 Inter-integrated circuit interface (I<sup>2</sup>C)

The devices embed 4 I<sup>2</sup>C. Refer to table [Table 7: I<sup>2</sup>C implementation](#) for the features implementation.

The I<sup>2</sup>C bus interface handles communications between the microcontroller and the serial I<sup>2</sup>C bus. It controls all I<sup>2</sup>C bus-specific sequencing, protocol, arbitration and timing.

The I<sup>2</sup>C peripheral supports:

- I<sup>2</sup>C-bus specification and user manual rev. 5 compatibility:
  - Slave and master modes, multimaster capability
  - Standard-mode (Sm), with a bitrate up to 100 kbit/s
  - Fast-mode (Fm), with a bitrate up to 400 kbit/s
  - Fast-mode Plus (Fm+), with a bitrate up to 1 Mbit/s and 20 mA output drive I/Os
  - 7-bit and 10-bit addressing mode, multiple 7-bit slave addresses
  - Programmable setup and hold times
  - Optional clock stretching
- System Management Bus (SMBus) specification rev 2.0 compatibility:
  - Hardware PEC (Packet Error Checking) generation and verification with ACK control
  - Address resolution protocol (ARP) support
  - SMBus alert
- Power System Management Protocol (PMBus<sup>TM</sup>) specification rev 1.1 compatibility
- Independent clock: a choice of independent clock sources allowing the I<sup>2</sup>C communication speed to be independent from the PCLK reprogramming.
- Programmable analog and digital noise filters
- 1-byte buffer with DMA capability

**Table 7. I<sup>2</sup>C implementation**

I <sup>2</sup> C features <sup>(1)</sup>	I <sup>2</sup> C1	I <sup>2</sup> C2	I <sup>2</sup> C3	I <sup>2</sup> C4
Standard-mode (up to 100 kbit/s)	X	X	X	X
Fast-mode (up to 400 kbit/s)	X	X	X	X
Fast-mode Plus with 20 mA output drive I/Os (up to 1 Mbit/s)	X	X	X	X
Programmable analog and digital noise filters	X	X	X	X
SMBus/PMBus hardware support	X	X	X	X
Independent clock	X	X	X	X

1. X: supported.

## 2.25 Universal synchronous/asynchronous receiver transmitters (USART)

The devices embed USART. Refer to [Table 8: USART implementation](#) for the features implementation.

The universal synchronous asynchronous receiver transmitter (USART) offers a flexible means of full-duplex data exchange with external equipment requiring an industry standard NRZ asynchronous serial data format.

The USART peripheral supports:


- Full-duplex asynchronous communications
- Configurable oversampling method by 16 or 8 to give flexibility between speed and clock tolerance
- Dual clock domain allowing convenient baud rate programming independent from the PCLK reprogramming
- A common programmable transmit and receive baud rate of up to 27 Mbit/s when the USART clock source is system clock frequency (max is 216 MHz) and oversampling by 8 is used.
- Auto baud rate detection
- Programmable data word length (7 or 8 or 9 bits) word length
- Programmable data order with MSB-first or LSB-first shifting
- Progarmmable parity (odd, even, no parity)
- Configurable stop bits (1 or 1.5 or 2 stop bits)
- Synchronous mode and clock output for synchronous communications
- Single-wire half-duplex communications
- Separate signal polarity control for transmission and reception
- Swappable Tx/Rx pin configuration
- Hardware flow control for modem and RS-485 transceiver
- Multiprocessor communications
- LIN master synchronous break send capability and LIN slave break detection capability
- IrDA SIR encoder decoder supporting 3/16 bit duration for normal mode
- Smartcard mode ( T=0 and T=1 asynchronous protocols for Smartcards as defined in the ISO/IEC 7816-3 standard )
- Support for Modbus communication

[Table 8](#) summarizes the implementation of all U(S)ARTs instances

**Table 8. USART implementation**


features <sup>(1)</sup>	USART1/2/3/6	UART4/5/7/8
Data Length	7, 8 and 9 bits	
Hardware flow control for modem	X	X
Continuous communication using DMA	X	X
Multiprocessor communication	X	X
Synchronous mode	X	-

**Figure 12. STM32F76xxx LQFP144 pinout**



1. The above figure shows the package top view.

Figure 20. STM32F769xx TFBGA216 ballout



MS39125V1

1. The above figure shows the package top view.

**Table 10. STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx pin and ball definitions (continued)**

Pin Number										Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions						
STM32F765xx STM32F767xx					STM32F768Ax STM32F769xx																
LQFP100	LQFP144	UFBGA176	LQFP176	LQFP208	TFBGA216	WL CSP180 <sup>(1)</sup>	LQFP176	LQFP208	TFBGA216												
-	-	D3	11	11	E4	G10	11	11	E4	PI9	I/O	FT	-	UART4_RX, CAN1_RX, FMC_D30, LCD_VSYNC, EVENTOUT	-						
-	-	E3	12	12	D5	H10	12	12	D5	PI10	I/O	FT	-	ETH_MII_RX_ER, FMC_D31, LCD_HSYNC, EVENTOUT	-						
-	-	E4	13	13	F3	F11	13	13	F3	PI11	I/O	FT	-	LCD_G6, OTG_HS_ULPI_DIR, EVENTOUT	WKUP6						
-	-	F2	14	14	F2	F13	14	14	F2	VSS	S	-	-	-	-						
-	-	F3	15	15	F4	F12	15	15	F4	VDD	S	-	-	-	-						
-	10	E2	16	16	D2	G11	16	16	D2	PF0	I/O	FT	-	I2C2_SDA, FMC_A0, EVENTOUT	-						
-	11	H3	17	17	E2	G12	17	17	E2	PF1	I/O	FT	-	I2C2_SCL, FMC_A1, EVENTOUT	-						
-	12	H2	18	18	G2	G13	18	18	G2	PF2	I/O	FT	-	I2C2_SMBA, FMC_A2, EVENTOUT	-						
-	-	-	19	E3	NC	-	19	E3	PI12	I/O	FT	-	LCD_HSYNC, EVENTOUT	-							
-	-	-	20	G3	NC	-	20	G3	PI13	I/O	FT	-	LCD_VSYNC, EVENTOUT	-							
-	-	-	21	H3	NC	-	21	H3	PI14	I/O	FT	-	LCD_CLK, EVENTOUT	-							
-	13	J2	19	22	H2	H11	19	22	H2	PF3	I/O	FT	-	FMC_A3, EVENTOUT	ADC3_IN9						
-	14	J3	20	23	J2	H12	20	23	J2	PF4	I/O	FT	-	FMC_A4, EVENTOUT	ADC3_IN14						
-	15	K3	21	24	K3	H13	21	24	K3	PF5	I/O	FT	-	FMC_A5, EVENTOUT	ADC3_IN15						
10	16	G2	22	25	H6	J13	22	25	H6	VSS	S	-	-	-	-						
11	17	G3	23	26	H5	J12	23	26	H5	VDD	S	-	-	-	-						
-	18	K2	24	27	K2	NC	24	27	K2	PF6	I/O	FT	-	TIM10_CH1, SPI5_NSS, SAI1_SD_B, UART7_RX, QUADSPI_BK1_IO3, EVENTOUT	ADC3_IN4						

**Table 10. STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx pin and ball definitions (continued)**

Pin Number												Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
STM32F765xx STM32F767xx						STM32F768Ax STM32F769xx											
LQFP100	LQFP144	UFBGA176	LQFP176	LQFP208	TFBGA216	WLCSP180 <sup>(1)</sup>	LQFP176	LQFP208	TFBGA216								
40	63	R9	73	84	R9	J6	73	84	R9	PE10	I/O	FT	-	TIM1_CH2N, DFSDM1_DATIN4, UART7_CTS, QUADSPI_BK2_IO3, FMC_D7, EVENTOUT	-	-	
41	64	P10	74	85	P10	K6	74	85	P10	PE11	I/O	FT	-	TIM1_CH2, SPI4_NSS, DFSDM1_CKIN4, SAI2_SD_B, FMC_D8, LCD_G3, EVENTOUT	-	-	
42	65	R10	75	86	R10	L6	75	86	R10	PE12	I/O	FT	-	TIM1_CH3N, SPI4_SCK, DFSDM1_DATIN5, SAI2_SCK_B, FMC_D9, LCD_B4, EVENTOUT	-	-	
43	66	N11	76	87	R12	P6	76	87	R12	PE13	I/O	FT	-	TIM1_CH3, SPI4_MISO, DFSDM1_CKIN5, SAI2_FS_B, FMC_D10, LCD_DE, EVENTOUT	-	-	
44	67	P11	77	88	P11	N6	77	88	P11	PE14	I/O	FT	-	TIM1_CH4, SPI4_MOSI, SAI2_MCLK_B, FMC_D11, LCD_CLK, EVENTOUT	-	-	
45	68	R11	78	89	R11	M6	78	89	R11	PE15	I/O	FT	-	TIM1_BKIN, FMC_D12, LCD_R7, EVENTOUT	-	-	
46	69	R12	79	90	P12	K5	79	90	P12	PB10	I/O	FT	-	TIM2_CH3, I2C2_SCL, SPI2_SCK/I2S2_CK, DFSDM1_DATIN7, USART3_TX, QUADSPI_BK1_NCS, OTG_HS_ULPI_D3, ETH_MII_RX_ER, LCD_G4, EVENTOUT	-	-	

**Table 10. STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx pin and ball definitions (continued)**

Pin Number												Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
STM32F765xx STM32F767xx						STM32F768Ax STM32F769xx											
LQFP100	LQFP144	UFBGA176	LQFP176	LQFP208	TFBGA216	WLCSP180 <sup>(1)</sup>	LQFP176	LQFP208	TFBGA216								
81	114	B12	142	164	B12	A4	142	164	B12	PD0	I/O	FT	-	DFSDM1_CKIN6, DFSDM1_DATIN7, UART4_RX, CAN1_RX, FMC_D2, EVENTOUT	-	-	
82	115	C12	143	165	C12	D5	143	165	C12	PD1	I/O	FT	-	DFSDM1_DATIN6, DFSDM1_CKIN7, UART4_TX, CAN1_TX, FMC_D3, EVENTOUT	--	--	
83	116	D12	144	166	D12	D6	144	166	D12	PD2	I/O	FT	-	TRACED2, TIM3_ETR, UART5_RX, SDMMC1_CMD, DCMI_D11, EVENTOUT	-	-	
84	117	D11	145	167	C11	B5	145	167	C11	PD3	I/O	FT	-	DFSDM1_CKOUT, SPI2_SCK/I2S2_CK, DFSDM1_DATIN0, USART2_CTS, FMC_CLK, DCMI_D5, LCD_G7, EVENTOUT	-	-	
85	118	D10	146	168	D11	A5	146	168	D11	PD4	I/O	FT	-	DFSDM1_CKIN0, USART2_RTS, FMC_NOE, EVENTOUT	-	-	
86	119	C11	147	169	C10	C5	147	169	C10	PD5	I/O	FT	-	USART2_TX, FMC_NWE, EVENTOUT	-	-	
-	120	D8	148	170	F8	B6	148	170	F8	VSS	S	-	-	-	-	-	
-	121	C8	149	171	E9	A6	149	171	E9	VDDSDM MC	S	-	-	-	-	-	
87	122	B11	150	172	B11	E6	150	172	B11	PD6	I/O	FT	-	DFSDM1_CKIN4, SPI3_MOSI/I2S3_SD, SAI1_SD_A, USART2_RX, DFSDM1_DATIN1, SDMMC2_CK, FMC_NWAIT, DCMI_D10, LCD_B2, EVENTOUT	-	-	


**Table 12. STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx alternate function mapping (continued)**

Port		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15				
		SYS	I2C4/UA RT5/TIM 1/2	TIM3/4/5	TIM8/9/10/ 11/LPTIM 1/DFSDM 1/CEC	I2C1/2/3/ 4/USART 1/CEC	SPI1/I2S 1/SPI2/I2 S2/SPI3/ I2S3/SPI 4/5/6	SPI2/I2S 2/SPI3/I2 S3/SPI6/ USART1/ 2/3/UART 5/DFSDM 1/SPDIF	SPI2/I2S 2/USART 6/UART4/ 5/7/8/OT G_FS/SP DIF	CAN1/2/T IM12/13/ 14/QUAD SPI/FMC/ LCD	SAI2/QU ADSPSI/S DMMC2/D FSDM1/O TG2_HS/ OTG1_FS /LCD	I2C4/CAN 3/SDMM C2/ETH	UART7/ FMC/SD MMC1/M DIOS/OT G2_FS	DCMI/L CD/DSI	LCD	SYS					
Port C	PC0	-	-	-	DFSDM1_	CKIN0	-	-	DFSDM1_	DATIN4	-	SAI2_FS	_B	-	OTG_HS_	ULPI_ST_P	-				
	PC1	TRACED 0	-	-	DFSDM1_	DATAIN0	-	SPI2_M	OSI/I2S2	_SD	SAI1_SD	_A	-	-	DFSDM1_	CKIN4	ETH_MD_C				
	PC2	-	-	-	DFSDM1_	CKIN1	-	SPI2_M	M	SO	DFSDM1_	CKOUT	-	-	OTG_HS_	ULPI_DIR	ETH_MII_TXD2				
	PC3	-	-	-	DFSDM1_	DATAIN1	-	SPI2_M	OSI/I2S2	_SD	-	-	-	-	OTG_HS_	ULPI_NX_T	ETH_MII_TX_CLK				
	PC4	-	-	-	DFSDM1_	CKIN2	-	I2S1_M	CK	-	-	SPDIF_R	X2	-	-	ETH_MII_RXD0/ET	H_RMII_RXD0	FMC_SD_NE0			
	PC5	-	-	-	DFSDM1_	DATAIN2	-	-	-	-	-	SPDIF_R	X3	-	-	ETH_MII_RXD1/ET	H_RMII_RXD1	FMC_SD_CKE0			
	PC6	-	-	TIM3_C	CH1	TIM8_CH	1	-	I2S2_M	CK	-	DFSDM1_	CKIN3	USART6	FMC_NW	SDMMC2	_D6	SDMMC_D6	DCMI_D0	LCD_HS_YNC	
	PC7	-	-	TIM3_C	H2	TIM8_CH2	-	-	I2S3_M	CK	DFSDM1_	DATAIN3	USART6	FMC_NE	1	SDMMC2	_D7	SDMMC_D7	DCMI_D1	LCD_G6	
	PC8	TRACED 1	-	TIM3_C	H3	TIM8_CH3	-	-	-	UART5_RTS	USART6	_CK	FMC_NE	2/FMC_N	CE	-	-	SDMMC_D0	DCMI_D2	-	
	PC9	MCO2	-	TIM3_C	H4	TIM8_CH4	-	I2C3_SD_A	I2S_CK1_N	-	UART5_	CTS	-	QUADSP_I_BK1_IO	0	LCD_G3	-	SDMMC_D1	DCMI_D3	LCD_B2	
	PC10	-	-	-	DFSDM1_	CKIN5	-	-	SPI3_SC	K/I2S3_	CK	USART3	_TX	UART4_T	X	QUADSP_I_BK1_IO	1	-	-	SDMMC_D2	DCMI_D8

## 4 Memory mapping

The memory map is shown in [Figure 21](#).

**Figure 21. Memory map**



MSv39118V2

### Typical and maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in input mode with a static value at  $V_{DD}$  or  $V_{SS}$  (no load).
- All peripherals are disabled except if it is explicitly mentioned.
- The Flash memory access time is adjusted both to  $f_{HCLK}$  frequency and  $V_{DD}$  range (see [Table 18: Limitations depending on the operating power supply range](#)).
- When the regulator is ON, the voltage scaling and over-drive mode are adjusted to  $f_{HCLK}$  frequency as follows:
  - Scale 3 for  $f_{HCLK} \leq 144$  MHz
  - Scale 2 for  $144$  MHz  $< f_{HCLK} \leq 168$  MHz
  - Scale 1 for  $168$  MHz  $< f_{HCLK} \leq 216$  MHz. The over-drive is only ON at 216 MHz.
- When the regulator is OFF, the V12 is provided externally as described in [Table 17: General operating conditions](#):
- The system clock is HCLK,  $f_{PCLK1} = f_{HCLK}/4$ , and  $f_{PCLK2} = f_{HCLK}/2$ .
- External clock frequency is 25 MHz and PLL is ON when  $f_{HCLK}$  is higher than 25 MHz.
- The typical current consumption values are obtained for  $1.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$  voltage range and for  $T_A = 25^\circ\text{C}$  unless otherwise specified.
- The maximum values are obtained for  $1.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$  voltage range and a maximum ambient temperature ( $T_A$ ) unless otherwise specified.
- For the voltage range  $1.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$ , the maximum frequency is 180 MHz.

**Table 24. Typical and maximum current consumption in Run mode, code with data processing running from ITCM RAM, regulator ON**


Symbol	Parameter	Conditions	$f_{HCLK}$ (MHz)	Typ	Max <sup>(1)</sup>			Unit
					$T_A = 25^\circ\text{C}$	$T_A = 85^\circ\text{C}$	$T_A = 105^\circ\text{C}$	
$I_{DD}$	Supply current in RUN mode	All peripherals enabled <sup>(2)(3)</sup>	216	193	221 <sup>(4)</sup>	258 <sup>(4)</sup>	-	mA
			200	179	207	244	279	
			180	159	176 <sup>(4)</sup>	210 <sup>(4)</sup>	238 <sup>(4)</sup>	
			168	142	156	187	211	
			144	122	135	167	190	
			60	49	55	81	103	
			25	23	28	54	76	
		All peripherals disabled <sup>(3)</sup>	216	95	107 <sup>(4)</sup>	153 <sup>(4)</sup>	-	
			200	88	100	146	180	
			180	78	88 <sup>(4)</sup>	122 <sup>(4)</sup>	147 <sup>(4)</sup>	
			168	70	78	109	133	
			144	60	68	99	123	
			60	24	29	55	76	
			25	12	16	42	63	

1. Guaranteed by characterization results, unless otherwise specified.

For  $C_{L1}$  and  $C_{L2}$ , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see [Figure 30](#)).  $C_{L1}$  and  $C_{L2}$  are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of  $C_{L1}$  and  $C_{L2}$ . The PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing  $C_{L1}$  and  $C_{L2}$ .

**Note:** *For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website [www.st.com](http://www.st.com).*

**Figure 30. Typical application with an 8 MHz crystal**



1.  $R_{EXT}$  value depends on the crystal characteristics.

### Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in [Table 44](#). In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

**Table 44. LSE oscillator characteristics ( $f_{LSE} = 32.768$  kHz)<sup>(1)</sup>**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$I_{DD}$	LSE current consumption	LSEDRV[1:0]=00 Low drive capability	-	250	-	nA
		LSEDRV[1:0]=10 Medium low drive capability	-	300	-	
		LSEDRV[1:0]=01 Medium high drive capability	-	370	-	
		LSEDRV[1:0]=11 High drive capability	-	480	-	

The SDA and SCL I/O requirements are met with the following restrictions:

- The SDA and SCL I/O pins are not “true” open-drain. When configured as open-drain, the PMOS connected between the I/O pin and V<sub>DD</sub> is disabled, but is still present.
- The 20mA output drive requirement in Fast-mode Plus is not supported. This limits the maximum load Cload supported in Fm+, which is given by these formulas:

$$Tr(SDA/SCL) = 0.8473 \times R_p \times C_{load}$$

$$R_p(\min) = (V_{DD} - V_{OL}(\max)) / I_{OL}(\max)$$


Where Rp is the I<sup>2</sup>C lines pull-up. Refer to [Section 5.3.20: I/O port characteristics](#) for the I<sup>2</sup>C I/Os characteristics.

All I<sup>2</sup>C SDA and SCL I/Os embed an analog filter. Refer to [Table 84](#) for the analog filter characteristics:


**Table 84. I<sup>2</sup>C analog filter characteristics<sup>(1)</sup>**

Symbol	Parameter	Min	Max	Unit
t <sub>AF</sub>	Maximum pulse width of spikes that are suppressed by the analog filter	50 <sup>(2)</sup>	70 <sup>(3)</sup>	ns

1. Guaranteed by characterization results.
2. Spikes with widths below t<sub>AF(min)</sub> are filtered.
3. Spikes with widths above t<sub>AF(max)</sub> are not filtered.


**Figure 47. SPI timing diagram - slave mode and CPHA = 1<sup>(1)</sup>**

1. Measurement points are done at  $0.5V_{DD}$  and with external  $C_L = 30\text{ pF}$ .

**Figure 48. SPI timing diagram - master mode<sup>(1)</sup>**

1. Measurement points are done at  $0.5V_{DD}$  and with external  $C_L = 30\text{ pF}$ .

Figure 56. ULPI timing diagram



ai17361c

Table 95. Dynamic characteristics: USB ULPI<sup>(1)</sup>

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$t_{SC}$	Control in (ULPI_DIR, ULPI_NXT) setup time	- 2.7 V < $V_{DD}$ < 3.6 V, $C_L = 20 \text{ pF}$	-	2	-	-
$t_{HC}$	Control in (ULPI_DIR, ULPI_NXT) hold time		-	1.5	-	-
$t_{SD}$	Data in setup time		-	2	-	-
$t_{HD}$	Data in hold time		-	1	-	-
$t_{DC}/t_{DD}$	Data/control output delay	1.7 V < $V_{DD}$ < 3.6 V, $C_L = 15 \text{ pF}$	-	6.5	11	ns

1. Guaranteed by characterization results.

### Ethernet characteristics

Unless otherwise specified, the parameters given in [Table 96](#), [Table 97](#) and [Table 98](#) for SMI, RMII and MII are derived from tests performed under the ambient temperature,  $f_{HCLK}$  frequency summarized in [Table 17](#), with the following configuration:

- Output speed is set to OSPEEDR[1:0] = 10
- Capacitive load  $C = 20 \text{ pF}$
- Measurement points are done at CMOS levels:  $0.5V_{DD}$ .

Refer to [Section 5.3.20: I/O port characteristics](#) for more details on the input/output characteristics.

[Table 96](#) gives the list of Ethernet MAC signals for the SMI (station management interface) and [Figure 57](#) shows the corresponding timing diagram.

Figure 78. LCD-TFT horizontal timing diagram





Figure 79. LCD-TFT vertical timing diagram




### TFBGA216 device marking

The following figure gives an example of topside marking orientation versus ball A1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

**Figure 103. TFBGA216, 13 × 13 × 0.8 mm thin fine-pitch ball grid array package top view example**



1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.