



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	ARM® Cortex®-M7
Core Size	32-Bit Single-Core
Speed	216MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I²C, IrDA, LINbus, MMC/SD/SDIO, QSPI, SAI, SPDIF, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I²S, LCD, POR, PWM, WDT
Number of I/O	140
Program Memory Size	2MB (2M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	1.7V ~ 3.6V
Data Converters	A/D 24x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	176-LQFP
Supplier Device Package	176-LQFP (24x24)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f769iit6">https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f769iit6</a>

## Contents

<b>1</b>	<b>Description</b>	<b>14</b>
1.1	Full compatibility throughout the family	18
<b>2</b>	<b>Functional overview</b>	<b>20</b>
2.1	ARM® Cortex®-M7 with FPU	20
2.2	Memory protection unit	20
2.3	Embedded Flash memory	21
2.4	CRC (cyclic redundancy check) calculation unit	21
2.5	Embedded SRAM	21
2.6	AXI-AHB bus matrix	22
2.7	DMA controller (DMA)	23
2.8	Flexible memory controller (FMC)	24
2.9	Quad-SPI memory interface (QUADSPI)	24
2.10	LCD-TFT controller	25
2.11	Chrom-ART Accelerator™ (DMA2D)	25
2.12	Nested vectored interrupt controller (NVIC)	25
2.13	JPEG codec (JPEG)	26
2.14	External interrupt/event controller (EXTI)	26
2.15	Clocks and startup	26
2.16	Boot modes	27
2.17	Power supply schemes	27
2.18	Power supply supervisor	29
2.18.1	Internal reset ON	29
2.18.2	Internal reset OFF	30
2.19	Voltage regulator	31
2.19.1	Regulator ON	31
2.19.2	Regulator OFF	32
2.19.3	Regulator ON/OFF and internal reset ON/OFF availability	35
2.20	Real-time clock (RTC), backup SRAM and backup registers	35
2.21	Low-power modes	36
2.22	V <sub>BAT</sub> operation	37
2.23	Timers and watchdogs	37

Table 78.	Temperature sensor calibration values . . . . .	175
Table 79.	V <sub>BAT</sub> monitoring characteristics . . . . .	175
Table 80.	internal reference voltage . . . . .	175
Table 81.	Internal reference voltage calibration values . . . . .	176
Table 82.	DAC characteristics . . . . .	176
Table 83.	Minimum I2CCLK frequency in all I2C modes . . . . .	178
Table 84.	I2C analog filter characteristics . . . . .	179
Table 85.	SPI dynamic characteristics . . . . .	180
Table 86.	I <sup>2</sup> S dynamic characteristics . . . . .	183
Table 87.	Dynamics characteristics: JTAG characteristics . . . . .	185
Table 88.	Dynamics characteristics: SWD characteristics . . . . .	186
Table 89.	SAI characteristics . . . . .	187
Table 90.	USB OTG full speed startup time . . . . .	189
Table 91.	USB OTG full speed DC electrical characteristics . . . . .	189
Table 92.	USB OTG full speed electrical characteristics . . . . .	190
Table 93.	USB HS DC electrical characteristics . . . . .	191
Table 94.	USB HS clock timing parameters . . . . .	191
Table 95.	Dynamic characteristics: USB ULPI . . . . .	192
Table 96.	Dynamics characteristics: Ethernet MAC signals for SMI . . . . .	193
Table 97.	Dynamics characteristics: Ethernet MAC signals for RMII . . . . .	194
Table 98.	Dynamics characteristics: Ethernet MAC signals for MII . . . . .	194
Table 99.	MDIO Slave timing parameters . . . . .	195
Table 100.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings . . . . .	197
Table 101.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read - NWAIT timings . . . . .	197
Table 102.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings . . . . .	198
Table 103.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write - NWAIT timings . . . . .	199
Table 104.	Asynchronous multiplexed PSRAM/NOR read timings . . . . .	200
Table 105.	Asynchronous multiplexed PSRAM/NOR read-NWAIT timings . . . . .	200
Table 106.	Asynchronous multiplexed PSRAM/NOR write timings . . . . .	201
Table 107.	Asynchronous multiplexed PSRAM/NOR write-NWAIT timings . . . . .	202
Table 108.	Synchronous multiplexed NOR/PSRAM read timings . . . . .	204
Table 109.	Synchronous multiplexed PSRAM write timings . . . . .	206
Table 110.	Synchronous non-multiplexed NOR/PSRAM read timings . . . . .	207
Table 111.	Synchronous non-multiplexed PSRAM write timings . . . . .	209
Table 112.	Switching characteristics for NAND Flash read cycles . . . . .	211
Table 113.	Switching characteristics for NAND Flash write cycles . . . . .	212
Table 114.	SDRAM read timings . . . . .	213
Table 115.	LPSDR SDRAM read timings . . . . .	213
Table 116.	SDRAM write timings . . . . .	214
Table 117.	LPSDR SDRAM write timings . . . . .	215
Table 118.	Quad-SPI characteristics in SDR mode . . . . .	215
Table 119.	Quad SPI characteristics in DDR mode . . . . .	216
Table 120.	DCMI characteristics . . . . .	217
Table 121.	LTDC characteristics . . . . .	218
Table 122.	DFSDM measured timing 1.71-3.6V . . . . .	220
Table 123.	Dynamic characteristics: SD / MMC characteristics, VDD=2.7V to 3.6V . . . . .	224
Table 124.	Dynamic characteristics: eMMC characteristics, VDD=1.71V to 1.9V . . . . .	224
Table 125.	LQPF100, 14 x 14 mm 100-pin low-profile quad flat package mechanical data . . . . .	226
Table 126.	LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package mechanical data . . . . .	230
Table 127.	LQFP176, 24 x 24 mm, 176-pin low-profile quad flat package mechanical data . . . . .	234

Figure 46.	SPI timing diagram - slave mode and CPHA = 0 . . . . .	181
Figure 47.	SPI timing diagram - slave mode and CPHA = 1 <sup>(1)</sup> . . . . .	182
Figure 48.	SPI timing diagram - master mode <sup>(1)</sup> . . . . .	182
Figure 49.	I <sup>2</sup> S slave timing diagram (Philips protocol) <sup>(1)</sup> . . . . .	184
Figure 50.	I <sup>2</sup> S master timing diagram (Philips protocol) <sup>(1)</sup> . . . . .	184
Figure 51.	JTAG timing diagram . . . . .	186
Figure 52.	SWD timing diagram . . . . .	187
Figure 53.	SAI master timing waveforms . . . . .	188
Figure 54.	SAI slave timing waveforms . . . . .	189
Figure 55.	USB OTG full speed timings: definition of data signal rise and fall time . . . . .	190
Figure 56.	ULPI timing diagram . . . . .	192
Figure 57.	Ethernet SMI timing diagram . . . . .	193
Figure 58.	Ethernet RMII timing diagram . . . . .	193
Figure 59.	Ethernet MII timing diagram . . . . .	194
Figure 60.	MDIO Slave timing diagram . . . . .	195
Figure 61.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms . . . . .	196
Figure 62.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms . . . . .	198
Figure 63.	Asynchronous multiplexed PSRAM/NOR read waveforms . . . . .	199
Figure 64.	Asynchronous multiplexed PSRAM/NOR write waveforms . . . . .	201
Figure 65.	Synchronous multiplexed NOR/PSRAM read timings . . . . .	203
Figure 66.	Synchronous multiplexed PSRAM write timings . . . . .	205
Figure 67.	Synchronous non-multiplexed NOR/PSRAM read timings . . . . .	207
Figure 68.	Synchronous non-multiplexed PSRAM write timings . . . . .	208
Figure 69.	NAND controller waveforms for read access . . . . .	210
Figure 70.	NAND controller waveforms for write access . . . . .	210
Figure 71.	NAND controller waveforms for common memory read access . . . . .	211
Figure 72.	NAND controller waveforms for common memory write access . . . . .	211
Figure 73.	SDRAM read access waveforms (CL = 1) . . . . .	212
Figure 74.	SDRAM write access waveforms . . . . .	214
Figure 75.	Quad-SPI timing diagram - SDR mode . . . . .	217
Figure 76.	Quad-SPI timing diagram - DDR mode . . . . .	217
Figure 77.	DCMI timing diagram . . . . .	218
Figure 78.	LCD-TFT horizontal timing diagram . . . . .	219
Figure 79.	LCD-TFT vertical timing diagram . . . . .	219
Figure 80.	Channel transceiver timing diagrams . . . . .	222
Figure 81.	SDIO high-speed mode . . . . .	223
Figure 82.	SD default mode . . . . .	223
Figure 83.	LQFP100, 14 x 14 mm 100-pin low-profile quad flat package outline . . . . .	225
Figure 84.	LQFP100, 14 x 14 mm, 100-pin low-profile quad flat package recommended footprint . . . . .	227
Figure 85.	LQFP100, 14 x 14 mm, 100-pin low-profile quad flat package top view example . . . . .	228
Figure 86.	LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package outline . . . . .	229
Figure 87.	LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package recommended footprint . . . . .	231
Figure 88.	LQFP144, 20 x 20mm, 144-pin low-profile quad flat package top view example . . . . .	232
Figure 89.	LQFP176, 24 x 24 mm, 176-pin low-profile quad flat package outline . . . . .	233
Figure 90.	LQFP176, 24 x 24 mm, 176-pin low-profile quad flat package recommended footprint . . . . .	235
Figure 91.	LQFP176, 24 x 24 mm, 176-pin low-profile quad flat package top view example . . . . .	236

---


Figure 92.	LQFP208, 28 x 28 mm, 208-pin low-profile quad flat package outline . . . . .	237
Figure 93.	LQFP208, 28 x 28 mm, 208-pin low-profile quad flat package recommended footprint . . . . .	239
Figure 94.	LQFP208, 28 x 28 mm, 208-pin low-profile quad flat package top view example . . . . .	240
Figure 95.	WLCSP 180-bump, 5.5 x 6 mm, 0.4 mm pitch wafer level chip scale package outline . . . . .	241
Figure 96.	WLCSP 180-bump, 5.5 x 6 mm, 0.4 mm pitch wafer level chip scale package recommended footprint . . . . .	243
Figure 97.	WLCSP180-bump, 5.5 x 6 mm, 0.4 mm pitch wafer level chip scale package top view example . . . . .	244
Figure 98.	UFBGA176+25, 10 x 10 x 0.65 mm ultra thin fine-pitch ball grid array package outline . . . . .	245
Figure 99.	UFBGA176+25, 10 x 10 mm x 0.65 mm, ultra fine-pitch ball grid array package recommended footprint . . . . .	246
Figure 100.	UFBGA 176+25, 10 x 10 x 0.65 mm ultra thin fine-pitch ball grid array package top view example . . . . .	247
Figure 101.	TFBGA216, 13 x 13 x 0.8 mm thin fine-pitch ball grid array package outline . . . . .	248
Figure 102.	TFBGA216, 13 x 13 mm, 0.8 mm pitch, thin fine-pitch ball grid array package recommended footprint . . . . .	249
Figure 103.	TFBGA216, 13 x 13 x 0.8 mm thin fine-pitch ball grid array package top view example . . . . .	250

## 1.1 Full compatibility throughout the family

The STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx devices are fully pin-to-pin, compatible with the STM32F4xxxx devices, allowing the user to try different peripherals, and reaching higher performances (higher frequency) for a greater degree of freedom during the development cycle.

*Figure 1* gives compatible board designs between the STM32F7xx and STM32F4xx families.

**Figure 1. Compatible board design for LQFP100 package**



The STM32F76x LQFP144, LQFP176, LQFP208, TFBGA216, UFBGA176 packages are fully pin to pin compatible with STM32F4xx devices.

## 2.8 Flexible memory controller (FMC)

The Flexible memory controller (FMC) includes three memory controllers:

- The NOR/PSRAM memory controller
- The NAND/memory controller
- The Synchronous DRAM (SDRAM/Mobile LPDDR SDRAM) controller

The main features of the FMC controller are the following:

- Interface with static-memory mapped devices including:
  - Static random access memory (SRAM)
  - NOR Flash memory/OneNAND Flash memory
  - PSRAM (4 memory banks)
  - NAND Flash memory with ECC hardware to check up to 8 Kbytes of data
- Interface with synchronous DRAM (SDRAM/Mobile LPDDR SDRAM) memories
- 8-,16-,32-bit data bus width
- Independent Chip Select control for each memory bank
- Independent configuration for each memory bank
- Write FIFO
- Read FIFO for SDRAM controller
- The maximum FMC\_CLK/FMC\_SDCLK frequency for synchronous accesses is HCLK/2

### LCD parallel interface

The FMC can be configured to interface seamlessly with most graphic LCD controllers. It supports the Intel 8080 and Motorola 6800 modes, and is flexible enough to adapt to specific LCD interfaces. This LCD parallel interface capability makes it easy to build cost-effective graphic applications using LCD modules with embedded controllers or high performance solutions using external controllers with dedicated acceleration.

## 2.9 Quad-SPI memory interface (QUADSPI)

All the devices embed a Quad-SPI memory interface, which is a specialized communication interface targetting Single, Dual or Quad-SPI Flash memories. It can work in:

- Direct mode through registers
- External Flash status register polling mode
- Memory mapped mode.

Up to 256 Mbytes external Flash are memory mapped, supporting 8, 16 and 32-bit access. Code execution is supported.

The opcode and the frame format are fully programmable. The communication can be either in Single Data Rate or Dual Data Rate.

**Table 8. USART implementation (continued)**

features <sup>(1)</sup>	USART1/2/3/6	UART4/5/7/8
Smartcard mode	X	-
Single-wire half-duplex communication	X	X
IrDA SIR ENDEC block	X	X
LIN mode	X	X
Dual clock domain	X	X
Receiver timeout interrupt	X	X
Modbus communication	X	X
Auto baud rate detection	X	X
Driver Enable	X	X

1. X: supported.

## 2.26 Serial peripheral interface (SPI)/inter- integrated sound interfaces (I<sup>2</sup>S)

The devices feature up to six SPIs in slave and master modes in full-duplex and simplex communication modes. SPI1, SPI4, SPI5, and SPI6 can communicate at up to 54 Mbit/s, SPI2 and SPI3 can communicate at up to 25 Mbit/s. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable from 4 to 16 bits. The SPI interfaces support NSS pulse mode, TI mode and Hardware CRC calculation. All the SPIs can be served by the DMA controller.

Three standard I<sup>2</sup>S interfaces (multiplexed with SPI1, SPI2 and SPI3) are available. They can be operated in master or slave mode, in simplex communication modes, and can be configured to operate with a 16-/32-bit resolution as an input or output channel. Audio sampling frequencies from 8 kHz up to 192 kHz are supported. When either or both of the I<sup>2</sup>S interfaces is/are configured in master mode, the master clock can be output to the external DAC/CODEC at 256 times the sampling frequency.

All I2Sx can be served by the DMA controller.

## 2.27 Serial audio interface (SAI)


The devices embed two serial audio interfaces.

The serial audio interface is based on two independent audio subblocks which can operate as transmitter or receiver with their FIFO. Many audio protocols are supported by each block: I<sup>2</sup>S standards, LSB or MSB-justified, PCM/DSP, TDM, AC'97 and SPDIF output, supporting audio sampling frequencies from 8 kHz up to 192 kHz. Both subblocks can be configured in master or in slave mode.

In master mode, the master clock can be output to the external DAC/CODEC at 256 times of the sampling frequency.

The two sub-blocks can be configured in synchronous mode when full-duplex mode is required.

Figure 13. STM32F76xxx LQFP176 pinout



1. The above figure shows the package top view.

**Table 10. STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx pin and ball definitions (continued)**

Pin Number										Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions						
STM32F765xx STM32F767xx					STM32F768Ax STM32F769xx																
LQFP100	LQFP144	UFBGA176	LQFP176	LQFP208	TFBGA216	WLCSP180 <sup>(1)</sup>	LQFP176	LQFP208	TFBGA216												
3	3	B1	3	3	A1	C12	3	3	A1	PE4	I/O	FT	-	TRACED1, SPI4_NSS, SAI1_FS_A, DFSDM1_DATIN3, FMC_A20, DCMI_D4, LCD_B0, EVENTOUT	-						
4	4	B2	4	4	B1	D12	4	4	B1	PE5	I/O	FT	-	TRACED2, TIM9_CH1, SPI4_MISO, SAI1_SCK_A, DFSDM1_CKIN3, FMC_A21, DCMI_D6, LCD_G0, EVENTOUT	-						
5	5	B3	5	5	B2	E11	5	5	B2	PE6	I/O	FT	-	TRACED3, TIM1_BKIN2, TIM9_CH2, SPI4_MOSI, SAI1_SD_A, SAI2_MCLK_B, FMC_A22, DCMI_D7, LCD_G1, EVENTOUT	-						
-	-	-	-	-	G6	-	-	-	G6	VSS	S	-	-	-	-						
-	-	-	-	-	F5	-	-	-	F5	VDD	S	-	-	-	-						
6	6	C1	6	6	C1	C13	6	6	C1	VBAT	S	-	-	-	-						
-	-	D2	7	7	C2	NC	7	7	C2	PI8	I/O	FT	<sup>(2)</sup>	EVENTOUT	RTC_TAMP 2/RTC_TS/ WKUP5						
7	7	D1	8	8	D1	D13	8	8	D1	PC13	I/O	FT	<sup>(2)</sup>	EVENTOUT	RTC_TAMP 1/RTC_TS/ RTC_OUT/ WKUP4						
8	8	E1	9	9	E1	E12	9	9	E1	PC14- OSC32_I N	I/O	FT	<sup>(2)</sup> <sup>(3)</sup>	EVENTOUT	OSC32_IN						
9	9	F1	10	10	F1	E13	10	10	F1	PC15- OSC32_O UT	I/O	FT	<sup>(2)</sup> <sup>(3)</sup>	EVENTOUT	OSC32_OU T						
-	-	-	-	-	G5	-	-	-	G5	VDD	S	-	-	-	-						

**Table 10. STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx pin and ball definitions (continued)**

Pin Number												Pin name (function after reset)	Alternate functions	Additional functions			
STM32F765xx STM32F767xx						STM32F768Ax STM32F769xx											
LQFP100	LQFP144	UFPGA176	LQFP176	LQFP208	TFBGA216	WLCSP180 <sup>(1)</sup>	LQFP176	LQFP208	TFBGA216								
-	89	K14	108	131	N12	G1	112	131	N12	PG4	I/O	FT	-	FMC_A14/FMC_BA0, EVENTOUT			
-	90	K13	109	132	N11	G2	113	132	N11	PG5	I/O	FT	-	FMC_A15/FMC_BA1, EVENTOUT			
-	91	J15	110	133	J15	G3	114	133	J15	PG6	I/O	FT	-	FMC_NE3, DCMI_D12, LCD_R7, EVENTOUT			
-	92	J14	111	134	J14	G4	115	134	J14	PG7	I/O	FT	-	SAI1_MCLK_A, USART6_CK, FMC_INT, DCMI_D13, LCD_CLK, EVENTOUT			
-	93	H14	112	135	H14	G5	116	135	H14	PG8	I/O	FT	-	SPI6_NSS, SPDIF_RX2, USART6 RTS, ETH_PPS_OUT, FMC_SDCLK, LCD_G7, EVENTOUT			
-	94	G12	113	136	G10	F1	117	136	G10	VSS	S		-	-			
-	95	H13	114	137	G11	F2	118	137	G11	VDDUSB	S		-	-			
63	96	H15	115	138	H15	G6	119	138	H15	PC6	I/O	FT	-	TIM3_CH1, TIM8_CH1, I2S2_MCK, DFSDM1_CKIN3, USART6_TX, FMC_NWAIT, SDMMC2_D6, SDMMC1_D6, DCMI_D0, LCD_HSYNC, EVENTOUT			
64	97	G15	116	139	G15	F3	120	139	G15	PC7	I/O	FT	-	TIM3_CH2, TIM8_CH2, I2S3_MCK, DFSDM1_DATIN3, USART6_RX, FMC_NE1, SDMMC2_D7, SDMMC1_D7, DCMI_D1, LCD_G6, EVENTOUT			

**Table 11. FMC pin definition**

Pin name	NOR/PSRAM/SR AM	NOR/PSRAM Mux	NAND16	SDRAM
PF0	A0	-	-	A0
PF1	A1	-	-	A1
PF2	A2	-	-	A2
PF3	A3	-	-	A3
PF4	A4	-	-	A4
PF5	A5	-	-	A5
PF12	A6	-	-	A6
PF13	A7	-	-	A7
PF14	A8	-	-	A8
PF15	A9	-	-	A9
PG0	A10	-	-	A10
PG1	A11	-	-	A11
PG2	A12	-	-	A12
PG3	A13	-	-	-
PG4	A14	-	-	BA0
PG5	A15	-	-	BA1
PD11	A16	A16	CLE	-
PD12	A17	A17	ALE	-
PD13	A18	A18	-	-
PE3	A19	A19	-	-
PE4	A20	A20	-	-
PE5	A21	A21	-	-
PE6	A22	A22	-	-
PE2	A23	A23	-	-
PG13	A24	A24	-	-
PG14	A25	A25	-	-
PD14	D0	DA0	D0	D0
PD15	D1	DA1	D1	D1
PD0	D2	DA2	D2	D2
PD1	D3	DA3	D3	D3
PE7	D4	DA4	D4	D4
PE8	D5	DA5	D5	D5
PE9	D6	DA6	D6	D6
PE10	D7	DA7	D7	D7

**Table 31. Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (Single bank mode, ART ON except prefetch / L1-cache ON) or SRAM on AXI (L1-cache ON), regulator OFF**

Symbol	Parameter	Conditions	$f_{HCLK}$ (MHz)	Typ		Max <sup>(1)</sup>				Unit	
						TA = 25 °C		TA = 85 °C			
				IDD12	IDD	IDD12	IDD	IDD12	IDD		
IDD12/ IDD	Supply current in RUN mode from V12 and VDD supply	All Peripherals Enabled <sup>(2)(3)</sup>	180	152	1	167	2	200	2	220	mA
			168	136	1	148	2	179	2	198	
			144	105	1	115	2	141	2	158	
			60	47	1	53	2	79	2	96	
			25	22	1	27	2	53	2	70	
		All Peripherals Disabled <sup>(3)</sup>	180	74	1	83	2	116	2	136	
			168	65	1	73	2	104	2	123	
			144	50	1	57	2	83	2	100	
			60	22	1	27	2	53	2	70	
			25	10	1	14	2	41	2	58	

1. Guaranteed by characterization results.
2. When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI are ON, an additional power consumption should be considered.
3. When the ADC is ON (ADON bit set in the ADC\_CR2 register), add an additional power consumption of 1.73 mA per ADC for the analog part.

**Table 32. Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (Dual bank mode, ART ON except prefetch / L1-cache ON) or SRAM on AXI (L1-cache ON), regulator OFF**

Symbol	Parameter	Conditions	$f_{HCLK}$ (MHz)	Typ		Max <sup>(1)</sup>				Unit	
						TA = 25 °C		TA = 85 °C			
				IDD12	IDD	IDD12	IDD	IDD12	IDD		
IDD12/ IDD	Supply current in RUN mode from V12 and VDD supply	All Peripherals Enabled <sup>(2)(3)</sup>	180	152	1	167	2	200	2	220	mA
			168	136	1	148	2	179	2	198	
			144	105	1	115	2	141	2	158	
			60	47	1	53	2	79	2	96	
			25	22	1	27	2	53	2	70	
		All Peripherals Disabled <sup>(3)</sup>	180	74	1	82	2	114	2	137	
			168	65	1	73	2	104	2	123	
			144	50	1	57	2	83	2	100	
			60	22	1	27	2	53	2	70	
			25	10	1	14	2	41	2	58	

Table 39. Peripheral current consumption (continued)

Peripheral	$I_{DD}(\text{Typ})^{(1)}$			Unit	
	Scale 1	Scale 2	Scale 3		
APB2 (up to 108 MHz)	TIM1	24.1	23.8	19.6	$\mu\text{A}/\text{MHz}$
	TIM8	24.5	24.2	20.0	
	USART1	17.7	17.4	14.3	
	USART6	11.9	11.8	9.4	
	ADC1 <sup>(5)</sup>	4.5	4.7	3.5	
	ADC2 <sup>(5)</sup>	4.5	4.7	3.3	
	ADC3 <sup>(5)</sup>	4.5	4.6	3.3	
	SDMMC1	8.4	8.3	6.9	
	SDMMC2	8.2	8.2	6.4	
	SPI1/I2S1 <sup>(3)</sup>	3.9	3.6	3.1	
	SPI4	3.9	3.6	3.1	
	SYSCFG	2.5	2.2	1.9	
	TIM9	8.0	8.0	6.2	
	TIM10	5.0	5.1	3.7	
	TIM11	6.9	6.9	5.3	
	SPI5	2.7	2.8	1.8	
	SPI6	3.1	3.2	2.2	
	SAI1	3.2	3.3	2.2	
	DFSDM1	10.9	10.7	9.0	
	SAI2	3.9	3.9	2.8	
	MDIO	7.1	7.0	5.8	
	LTDC	51.2	50.3	41.8	
	DSI	8.5	8.4	8.1	

1. When the I/O compensation cell is ON,  $I_{DD}$  typical value increases by 0.22 mA.
2. The BusMatrix is automatically active when at least one master is ON.
3. To enable an I2S peripheral, first set the I2SMOD bit and then the I2SE bit in the SPI\_I2SCFGR register.
4. When the DAC is ON and EN1/2 bits are set in DAC\_CR register, add an additional power consumption of 0.75 mA per DAC channel for the analog part.
5. When the ADC is ON (ADON bit set in the ADC\_CR2 register), add an additional power consumption of 1.73 mA per ADC for the analog part.

**Table 52. MIPI D-PHY AC characteristics LP mode and HS/LP transitions<sup>(1)</sup> (continued)**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$T_{CLK-POST}$	Time that the transmitter continues to send HS clock after the last associated Data Lane has transitioned to LP Mode.	-	$62+52^{*}UI$	-	-	
$T_{CLK-TRAIL}$	Time that the transmitter drives the HS-0 state after the last payload clock bit of an HS transmission burst.	-	60	-	-	
$T_{HS-PREPARE}$	Time that the transmitter drives the Data Lane LP-00 Line state immediately before the HS-0 Line state starting the HS transmission.	-	$40+4^{*}UI$	-	$85+6^{*}UI$	
$T_{HS-PREPARE} + T_{HS-ZERO}$	$T_{HS-PREPARE}$ + Time that the transmitter drives the HS-0 state prior to transmitting the Sync sequence.	-	$145+10^{*}UI$	-	-	ns
$T_{HS-TRAIL}$	Time that the transmitter drives the flipped differential state after last payload data bit of a HS transmission burst.	-	Max ( $n*8^{*}UI$ , $60+n*4^{*}UI$ )	-	-	
$T_{HS-EXIT}$	Time that the transmitter drives LP-11 following a HS burst.	-	100	-	-	
$T_{REOT}$	30%-85% rise time and fall time	-	-	-	35	
$T_{EOT}$	Transmitted time interval from the start of $T_{HS-TRAIL}$ or $T_{CLK-TRAIL}$ , to the start of the LP-11 state following a HS burst.	-	-	-	$105+n*12UI$	

1. Guaranteed based on test during characterization.

### JATG/SWD characteristics

Unless otherwise specified, the parameters given in [Table 87](#) for JTAG/SWD are derived from tests performed under the ambient temperature,  $f_{HCLK}$  frequency and VDD supply voltage conditions summarized in [Table 17](#), with the following configuration:

- Output speed is set to OSPEEDR[1:0] = 10
- Capacitive load C=30 pF
- Measurement points are performed at CMOS levels: 0.5V<sub>DD</sub>

Refer to [Section 5.3.20: I/O port characteristics](#) for more details on the input/output alternate function characteristics (SCK,SD,WS).

**Table 87. Dynamics characteristics: JTAG characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$F_{pp}$	TCK clock frequency	2.7V < VDD < 3.6V	-	-	40	MHz
$1/t_c(TCK)$		1.71 < VDD < 3.6V	-	-	35	
$t_w(TCKH)$	SCK high and low time	-	$T_{PCLK} - 1$	$T_{PCLK}$	$T_{PCLK} + 1$	ns
$t_w(TCKL)$						
$t_{su}(TMS)$	TMS input setup time	-	3	-	-	
$t_h(TMS)$	TMS input hold time	-	0	-	-	
$t_{su}(TDI)$	TDI input setup time	-	0.5	-	-	
$t_h(TDI)$	TDI input hold time	-	2	-	-	
$t_{ov}(TDO)$	TDO output valid time	2.7V < VDD < 3.6V	-	9	11	
		1.71 < VDD < 3.6V	-	9	13	
$t_{oh}(TDO)$	TDO output hold time	-	7.5	-	-	


Table 91. USB OTG full speed DC electrical characteristics (continued)

Symbol	Parameter	Conditions	Min. (1)	Typ.	Max. (1)	Unit
$R_{PD}$	PA11, PA12, PB14, PB15 (USB_FS_DP/DM, USB_HS_DP/DM)	$V_{IN} = V_{DD}$	17	21	24	$k\Omega$
	PA9, PB13 (OTG_FS_VBUS, OTG_HS_VBUS)		2.4	5.2	8	
$R_{PU}$	PA12, PB15 (USB_FS_DP, USB_HS_DP)	$V_{IN} = V_{SS}$	1.5	1.8	2.1	$k\Omega$
	PA9, PB13 (OTG_FS_VBUS, OTG_HS_VBUS)	$V_{IN} = V_{SS}$	0.55	0.95	1.35	

1. All the voltages are measured from the local ground potential.
2. The USB OTG full speed transceiver functionality is ensured down to 2.7 V but not the full USB full speed electrical characteristics which are degraded in the 2.7-to-3.0 V  $V_{DDUSB}$  voltage range.
3. Guaranteed by design.
4.  $R_L$  is the load connected on the USB OTG full speed drivers.

Note: When VBUS sensing feature is enabled, PA9 and PB13 should be left at their default state (floating input), not as alternate function. A typical 200  $\mu$ A current consumption of the sensing block (current to voltage conversion to determine the different sessions) can be observed on PA9 and PB13 when the feature is enabled.

Figure 55. USB OTG full speed timings: definition of data signal rise and fall time

Table 92. USB OTG full speed electrical characteristics<sup>(1)</sup>


Driver characteristics					
Symbol	Parameter	Conditions	Min	Max	Unit
$t_r$	Rise time <sup>(2)</sup>	$C_L = 50 \text{ pF}$	4	20	ns
$t_f$	Fall time <sup>(2)</sup>	$C_L = 50 \text{ pF}$	4	20	ns
$t_{fm}$	Rise/ fall time matching	$t_r/t_f$	90	110	%
$V_{CRS}$	Output signal crossover voltage	-	1.3	2.0	V
$Z_{DRV}$	Output driver impedance <sup>(3)</sup>	Driving high or low	28	44	$\Omega$

### LQFP100 device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

**Figure 85. LQFP100, 14 x 14 mm, 100-pin low-profile quad flat package top view example**




MS41045V1

1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

## 6.2 LQFP144 20 x 20 mm, low-profile quad flat package information

Figure 86. LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package outline



1. Drawing is not to scale.

1A\_ME\_V3


**Table 129. WLCSP 180-bump, 5.5 x 6 mm, 0.4 mm pitch wafer level chip scale package mechanical data**

Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Typ	Max	Min	Typ	Max
A	0.525	0.555	0.585	0.0207	0.0219	0.230
A1	-	0.175	-	-	0.0069	-
A2	-	0.380	-	-	0.0150	-
A3	-	0.025	-	-	0.0010	-
b <sup>(2)</sup>	0.220	0.250	0.280	0.0087	0.0098	0.0110
D	5.502	5.537	5.572	0.2166	0.2180	0.2194
E	6.060	6.095	6.130	0.2386	0.2400	0.2413
e	-	0.400	-	-	0.0157	-
e1	-	4.800	-	-	0.1890	-
e2	-	5.200	-	-	0.2047	-
F	-	0.368	-	-	0.0145	-
G	-	0.477	-	-	0.0188	-
aaa	-	0.110	-	-	0.0043	-
bbb	-	0.110	-	-	0.0043	-
ccc	-	0.110	-	-	0.0043	-
ddd	-	0.050	-	-	0.0020	-
eee	-	0.050	-	-	0.0020	-

1. Values in inches are converted from mm and rounded to 4 decimal digits.

2. Dimension is measured at the maximum bump diameter parallel to primary datum Z.

**Figure 99. UFBGA176+25, 10 x 10 mm x 0.65 mm, ultra fine-pitch ball grid array package recommended footprint**



**Table 132. UFBGA176+25 recommended PCB design rules (0.65 mm pitch BGA)**

Dimension	Recommended values
Pitch	0.65 mm
Dpad	0.300 mm
Dsm	0.400 mm typ. (depends on the soldermask registration tolerance)
Stencil opening	0.300 mm
Stencil thickness	Between 0.100 mm and 0.125 mm
Pad trace width	0.100 mm