

Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Active
Core Processor	XCore
Core Size	32-Bit 10-Core
Speed	2000MIPS
Connectivity	USB
Peripherals	-
Number of I/O	104
Program Memory Size	-
Program Memory Type	ROMless
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	0.95V ~ 3.6V
Data Converters	-
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	236-LFBGA
Supplier Device Package	236-FBGA (10x10)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/xmos/xu210-512-fb236-c20">https://www.e-xfl.com/product-detail/xmos/xu210-512-fb236-c20</a>

## Table of Contents

1	xCORE Multicore Microcontrollers	2
2	XU210-512-FB236 Features	4
3	Pin Configuration	5
4	Signal Description	6
5	Example Application Diagram	11
6	Product Overview	12
7	PLL	15
8	Boot Procedure	16
9	Memory	19
10	USB PHY	20
11	JTAG	22
12	Board Integration	23
13	DC and Switching Characteristics	27
14	Package Information	31
15	Ordering Information	32
	Appendices	33
A	Configuration of the XU210-512-FB236	33
B	Processor Status Configuration	36
C	Tile Configuration	47
D	Node Configuration	55
E	USB Node Configuration	63
F	USB PHY Configuration	65
G	JTAG, xSCOPE and Debugging	72
H	Schematics Design Check List	74
I	PCB Layout Design Check List	76
J	Associated Design Documentation	77
K	Related Documentation	77
L	Revision History	78

## TO OUR VALUED CUSTOMERS

It is our intention to provide you with accurate and comprehensive documentation for the hardware and software components used in this product. To subscribe to receive updates, visit <http://www.xmos.com/>.

XMOS Ltd. is the owner or licensee of the information in this document and is providing it to you "AS IS" with no warranty of any kind, express or implied and shall have no liability in relation to its use. XMOS Ltd. makes no representation that the information, or any particular implementation thereof, is or will be free from any claims of infringement and again, shall have no liability in relation to any such claims.


XMOS and the XMOS logo are registered trademarks of XMOS Ltd in the United Kingdom and other countries, and may not be used without written permission. Company and product names mentioned in this document are the trademarks or registered trademarks of their respective owners.

I/O pins (128)					
Signal	Function			Type	Properties
X0D00	1A <sup>0</sup>			I/O	IOL, PD
X0D01	X <sub>0</sub> L3 <sup>2</sup> <sub>out</sub>	1B <sup>0</sup>		I/O	IOL, PD
X0D02	4A <sup>0</sup> 8A <sup>0</sup> 16A <sup>0</sup> 32A <sup>20</sup>			I/O	IOL, PD
X0D03	4A <sup>1</sup> 8A <sup>1</sup> 16A <sup>1</sup> 32A <sup>21</sup>			I/O	IOL, PD
X0D04	4B <sup>0</sup> 8A <sup>2</sup> 16A <sup>2</sup> 32A <sup>22</sup>			I/O	IOL, PD
X0D05	4B <sup>1</sup> 8A <sup>3</sup> 16A <sup>3</sup> 32A <sup>23</sup>			I/O	IOL, PD
X0D06	4B <sup>2</sup> 8A <sup>4</sup> 16A <sup>4</sup> 32A <sup>24</sup>			I/O	IOL, PD
X0D07	4B <sup>3</sup> 8A <sup>5</sup> 16A <sup>5</sup> 32A <sup>25</sup>			I/O	IOL, PD
X0D08	4A <sup>2</sup> 8A <sup>6</sup> 16A <sup>6</sup> 32A <sup>26</sup>			I/O	IOL, PD
X0D09	4A <sup>3</sup> 8A <sup>7</sup> 16A <sup>7</sup> 32A <sup>27</sup>			I/O	IOL, PD
X0D10	X <sub>0</sub> L3 <sup>3</sup> <sub>out</sub>	1C <sup>0</sup>		I/O	IOL, PD
X0D11	1D <sup>0</sup>			I/O	IOL, PD
X0D12	1E <sup>0</sup>			I/O	IOR, PD
X0D13	1F <sup>0</sup>			I/O	IOR, PD
X0D14	4C <sup>0</sup> 8B <sup>0</sup> 16A <sup>8</sup> 32A <sup>28</sup>			I/O	IOR, PD
X0D15	4C <sup>1</sup> 8B <sup>1</sup> 16A <sup>9</sup> 32A <sup>29</sup>			I/O	IOR, PD
X0D16	X <sub>0</sub> L4 <sup>4</sup> <sub>in</sub>	4D <sup>0</sup> 8B <sup>2</sup> 16A <sup>10</sup>		I/O	IOR, PD
X0D17	X <sub>0</sub> L4 <sup>3</sup> <sub>in</sub>	4D <sup>1</sup> 8B <sup>3</sup> 16A <sup>11</sup>		I/O	IOR, PD
X0D18	X <sub>0</sub> L4 <sup>2</sup> <sub>in</sub>	4D <sup>2</sup> 8B <sup>4</sup> 16A <sup>12</sup>		I/O	IOR, PD
X0D19	X <sub>0</sub> L4 <sup>1</sup> <sub>in</sub>	4D <sup>3</sup> 8B <sup>5</sup> 16A <sup>13</sup>		I/O	IOR, PD
X0D20	4C <sup>2</sup> 8B <sup>6</sup> 16A <sup>14</sup> 32A <sup>30</sup>			I/O	IOR, PD
X0D21	4C <sup>3</sup> 8B <sup>7</sup> 16A <sup>15</sup> 32A <sup>31</sup>			I/O	IOR, PD
X0D22	1G <sup>0</sup>			I/O	IOR, PD
X0D23	1H <sup>0</sup>			I/O	IOR, PD
X0D24	X <sub>0</sub> L7 <sup>0</sup> <sub>in</sub>	1I <sup>0</sup>		I/O	IOR, PD
X0D25	X <sub>0</sub> L7 <sup>0</sup> <sub>out</sub>	1J <sup>0</sup>		I/O	IOR, PD
X0D26	X <sub>0</sub> L7 <sup>3</sup> <sub>out</sub>	4E <sup>0</sup>	8C <sup>0</sup> 16B <sup>0</sup>	I/O	IOR, PD
X0D27	X <sub>0</sub> L7 <sup>4</sup> <sub>out</sub>	4E <sup>1</sup>	8C <sup>1</sup> 16B <sup>1</sup>	I/O	IOR, PD
X0D28	4F <sup>0</sup> 8C <sup>2</sup> 16B <sup>2</sup>			I/O	IOR, PD
X0D29	4F <sup>1</sup> 8C <sup>3</sup> 16B <sup>3</sup>			I/O	IOR, PD
X0D30	4F <sup>2</sup> 8C <sup>4</sup> 16B <sup>4</sup>			I/O	IOR, PD
X0D31	4F <sup>3</sup> 8C <sup>5</sup> 16B <sup>5</sup>			I/O	IOR, PD
X0D32	4E <sup>2</sup> 8C <sup>6</sup> 16B <sup>6</sup>			I/O	IOR, PD
X0D33	4E <sup>3</sup> 8C <sup>7</sup> 16B <sup>7</sup>			I/O	IOR, PD
X0D34	X <sub>0</sub> L7 <sup>1</sup> <sub>out</sub>	1K <sup>0</sup>		I/O	IOR, PD
X0D35	X <sub>0</sub> L7 <sup>2</sup> <sub>out</sub>	1L <sup>0</sup>		I/O	IOR, PD
X0D36	1M <sup>0</sup>		8D <sup>0</sup> 16B <sup>8</sup>	I/O	IOL, PD
X0D37	X <sub>0</sub> L0 <sup>4</sup> <sub>in</sub>	1N <sup>0</sup>	8D <sup>1</sup> 16B <sup>9</sup>	I/O	IOL, PD
X0D38	X <sub>0</sub> L0 <sup>3</sup> <sub>in</sub>	1O <sup>0</sup>	8D <sup>2</sup> 16B <sup>10</sup>	I/O	IOL, PD
X0D39	X <sub>0</sub> L0 <sup>2</sup> <sub>in</sub>	1P <sup>0</sup>	8D <sup>3</sup> 16B <sup>11</sup>	I/O	IOL, PD
X0D40	X <sub>0</sub> L0 <sup>1</sup> <sub>in</sub>	8D <sup>4</sup> 16B <sup>12</sup>		I/O	IOL, PD

(continued)

Signal	Function	Type	Properties
X0D41	$X_0L0_{in}^0$ 8D <sup>5</sup> 16B <sup>13</sup>	I/O	IOL, PD
X0D42	$X_0L0_{out}^0$ 8D <sup>6</sup> 16B <sup>14</sup>	I/O	IOL, PD
X0D43	$X_0L0_{out}^0$ 8D <sup>7</sup> 16B <sup>15</sup>	I/O	IOL, PD
X0D49	$X_0L5_{in}^4$ 32A <sup>0</sup>	I/O	IOR, PD
X0D50	$X_0L5_{in}^3$ 32A <sup>1</sup>	I/O	IOR, PD
X0D51	$X_0L5_{in}^2$ 32A <sup>2</sup>	I/O	IOR, PD
X0D52	$X_0L5_{in}^1$ 32A <sup>3</sup>	I/O	IOR, PD
X0D53	$X_0L5_{in}^0$ 32A <sup>4</sup>	I/O	IOR, PD
X0D54	$X_0L5_{out}^0$ 32A <sup>5</sup>	I/O	IOR, PD
X0D55	$X_0L5_{out}^1$ 32A <sup>6</sup>	I/O	IOR, PD
X0D56	$X_0L5_{out}^2$ 32A <sup>7</sup>	I/O	IOR, PD
X0D57	$X_0L5_{out}^3$ 32A <sup>8</sup>	I/O	IOR, PD
X0D58	$X_0L5_{out}^4$ 32A <sup>9</sup>	I/O	IOR, PD
X0D61	$X_0L6_{in}^4$ 32A <sup>10</sup>	I/O	IOR, PD
X0D62	$X_0L6_{in}^3$ 32A <sup>11</sup>	I/O	IOR, PD
X0D63	$X_0L6_{in}^2$ 32A <sup>12</sup>	I/O	IOR, PD
X0D64	$X_0L6_{in}^1$ 32A <sup>13</sup>	I/O	IOR, PD
X0D65	$X_0L6_{in}^0$ 32A <sup>14</sup>	I/O	IOR, PD
X0D66	$X_0L6_{out}^0$ 32A <sup>15</sup>	I/O	IOR, PD
X0D67	$X_0L6_{out}^1$ 32A <sup>16</sup>	I/O	IOR, PD
X0D68	$X_0L6_{out}^2$ 32A <sup>17</sup>	I/O	IOR, PD
X0D69	$X_0L6_{out}^3$ 32A <sup>18</sup>	I/O	IOR, PD
X0D70	$X_0L6_{out}^4$ 32A <sup>19</sup>	I/O	IOR, PD
X1D00	$X_0L7_{in}^2$ 1A <sup>0</sup>	I/O	IOR, PD
X1D01	$X_0L7_{in}^1$ 1B <sup>0</sup>	I/O	IOR, PD
X1D02	$X_0L4_{in}^0$ 4A <sup>0</sup> 8A <sup>0</sup> 16A <sup>0</sup> 32A <sup>20</sup>	I/O	IOR, PD
X1D03	$X_0L4_{out}^0$ 4A <sup>1</sup> 8A <sup>1</sup> 16A <sup>1</sup> 32A <sup>21</sup>	I/O	IOR, PD
X1D04	$X_0L4_{out}^1$ 4B <sup>0</sup> 8A <sup>2</sup> 16A <sup>2</sup> 32A <sup>22</sup>	I/O	IOR, PD
X1D05	$X_0L4_{out}^2$ 4B <sup>1</sup> 8A <sup>3</sup> 16A <sup>3</sup> 32A <sup>23</sup>	I/O	IOR, PD
X1D06	$X_0L4_{out}^3$ 4B <sup>2</sup> 8A <sup>4</sup> 16A <sup>4</sup> 32A <sup>24</sup>	I/O	IOR, PD
X1D07	$X_0L4_{out}^4$ 4B <sup>3</sup> 8A <sup>5</sup> 16A <sup>5</sup> 32A <sup>25</sup>	I/O	IOR, PD
X1D08	$X_0L7_{in}^4$ 4A <sup>2</sup> 8A <sup>6</sup> 16A <sup>6</sup> 32A <sup>26</sup>	I/O	IOR, PD
X1D09	$X_0L7_{in}^3$ 4A <sup>3</sup> 8A <sup>7</sup> 16A <sup>7</sup> 32A <sup>27</sup>	I/O	IOR, PD
X1D10	1C <sup>0</sup>	I/O	IOT, PD
X1D11	1D <sup>0</sup>	I/O	IOT, PD
X1D12	1E <sup>0</sup>	I/O	IOL, PD
X1D13	1F <sup>0</sup>	I/O	IOL, PD
X1D14	4C <sup>0</sup> 8B <sup>0</sup> 16A <sup>8</sup> 32A <sup>28</sup>	I/O	IOR, PD
X1D15	4C <sup>1</sup> 8B <sup>1</sup> 16A <sup>9</sup> 32A <sup>29</sup>	I/O	IOR, PD
X1D16	$X_0L3_{in}^1$ 4D <sup>0</sup> 8B <sup>2</sup> 16A <sup>10</sup>	I/O	IOL, PD
X1D17	$X_0L3_{in}^0$ 4D <sup>1</sup> 8B <sup>3</sup> 16A <sup>11</sup>	I/O	IOL, PD
X1D18	$X_0L3_{out}^0$ 4D <sup>2</sup> 8B <sup>4</sup> 16A <sup>12</sup>	I/O	IOL, PD
X1D19	$X_0L3_{out}^1$ 4D <sup>3</sup> 8B <sup>5</sup> 16A <sup>13</sup>	I/O	IOL, PD

(continued)



**Figure 5:**  
Clock block  
diagram

In many cases I/O signals are accompanied by strobing signals. The xCORE ports can input and interpret strobe (known as readyIn and readyOut) signals generated by external sources, and ports can generate strobe signals to accompany output data.

On reset, each port is connected to clock block 0, which runs from the xCORE Tile reference clock.

## 6.5 Channels and Channel Ends


Logical cores communicate using point-to-point connections, formed between two channel ends. A channel-end is a resource on an xCORE tile, that is allocated by the program. Each channel-end has a unique system-wide identifier that comprises a unique number and their tile identifier. Data is transmitted to a channel-end by an output-instruction; and the other side executes an input-instruction. Data can be passed synchronously or asynchronously between the channel ends.

## 6.6 xCONNECT Switch and Links

XMOS devices provide a scalable architecture, where multiple xCORE devices can be connected together to form one system. Each xCORE device has an xCONNECT interconnect that provides a communication infrastructure for all tasks that run on the various xCORE tiles on the system.

The interconnect relies on a collection of switches and XMOS links. Each xCORE device has an on-chip switch that can set up circuits or route data. The switches are connected by xConnect Links. An XMOS link provides a physical connection between two switches. The switch has a routing algorithm that supports many different topologies, including lines, meshes, trees, and hypercubes.

The links operate in either 2 wires per direction or 5 wires per direction mode, depending on the amount of bandwidth required. Circuit switched, streaming and packet switched data can both be supported efficiently. Streams provide the fastest possible data rates between xCORE Tiles (up to 250 MBit/s), but each stream requires a single link to be reserved between switches on two tiles. All packet communications can be multiplexed onto a single link.




An external resistor of 43.2 ohm (1% tolerance) should connect USB\_RTUNE to ground, as close as possible to the device.

## 10.1 USB VBUS

USB\_VBUS need not be connected if the device is wholly powered by USB, and the device is used to implement a *USB-device*.

If you use the USB PHY to design a self-powered *USB-device*, then the device must be able detect the presence of VBus on the USB connector (so the device can disconnect its pull-up resistors from D+/D- to ensure the device does not have any voltage on the D+/D- pins when VBus is not present, “USB Back Voltage Test”). This requires USB\_VBUS to be connected to the VBUS pin of the USB connector as is shown in Figure 15.



When connecting a USB cable to the device it is possible an overvoltage transient will be present on VBus due to the inductance of the USB cable combined with the required input capacitor on VBus. The circuit in Figure 15 ensures that the transient does not damage the device. The 10k series resistor and 0.1uF capacitor ensure that any input transient is filtered and does not reach the device. The 47k resistor to ground is a bleeder resistor to discharge the input capacitor when VBus is not present. The 1-10uF input capacitor is required as part of the USB specification. A typical value would be 2.2uF to ensure the 1uF minimum requirement is met even under voltage bias conditions.

The JTAG device identification register can be read by using the IDCODE instruction. Its contents are specified in Figure 17.

**Figure 17:**  
IDCODE  
return value

Bit31			Device Identification Register																								Bit0					
Version				Part Number																Manufacturer Identity												1
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	1	1	0	0	0	1	1	0	0	1	1
0				0				0				0				6				6				3				3				

The JTAG usercode register can be read by using the USERCODE instruction. Its contents are specified in Figure 18. The OTP User ID field is read from bits [22:31] of the security register on xCORE Tile 0, see §9.1 (all zero on unprogrammed devices).

**Figure 18:**  
USERCODE  
return value

Bit31																Usercode Register																								Bit0
OTP User ID												Unused				Silicon Revision																								
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0						
0				0								0				2				8				0				0				0								

## 12 Board Integration

The device has the following power supply pins:

- ▶ VDD pins for the xCORE Tile, including a USB\_VDD pin that powers the USB PHY
- ▶ VDDIO pins for the I/O lines. Separate I/O supplies are provided for the left, top, and right side of the package; different I/O voltages may be supplied on those. The signal description (Section 4) specifies which I/O is powered from which power-supply
- ▶ PLL\_AVDD pins for the PLL
- ▶ OTP\_VCC pins for the OTP
- ▶ A USB\_VDD33 pin for the analogue supply to the USB-PHY

Several pins of each type are provided to minimize the effect of inductance within the package, all of which must be connected. The power supplies must be brought up monotonically and input voltages must not exceed specification at any time.


The VDD supply must ramp from 0 V to its final value within 10 ms to ensure correct startup.

The VDDIO and OTP\_VCC supply must ramp to its final value before VDD reaches 0.4 V.


The PLL\_AVDD supply should be separated from the other noisier supplies on the board. The PLL requires a very clean power supply, and a low pass filter (for example, a 4.7  $\Omega$  resistor and 100 nF multi-layer ceramic capacitor) is recommended on this pin.

The following ground pins are provided:

## 14 Package Information



14.1 Part Marking



15 Ordering Information

**Figure 32:**  
Orderable  
part numbers

Product Code	Marking	Qualification	Speed Grade
XU210-512-FB236-C20	U11090C20	Commercial	1000 MIPS
XU210-512-FB236-I20	U11090I20	Industrial	1000 MIPS

A write message comprises the following:

control-token 36	24-bit response channel-end identifier	8-bit register number	8-bit size	data	control-token 1
---------------------	---	--------------------------	---------------	------	--------------------

The response to a write message comprises either control tokens 3 and 1 (for success), or control tokens 4 and 1 (for failure).

A read message comprises the following:

control-token 37	24-bit response channel-end identifier	8-bit register number	8-bit size	control-token 1
---------------------	---	--------------------------	---------------	--------------------

The response to the read message comprises either control token 3, data, and control-token 1 (for success), or control tokens 4 and 1 (for failure).

## B.5 Security configuration: 0x05

Copy of the security register as read from OTP.

**0x05:**  
Security  
configuration

Bits	Perm	Init	Description
31	RW		Disables write permission on this register
30:15	RO	-	Reserved
14	RW		Disable access to XCore's global debug
13	RO	-	Reserved
12	RW		lock all OTP sectors
11:8	RW		lock bit for each OTP sector
7	RW		Enable OTP redundancy
6	RO	-	Reserved
5	RW		Override boot mode and read boot image from OTP
4	RW		Disable JTAG access to the PLL/BOOT configuration registers
3:1	RO	-	Reserved
0	RW		Disable access to XCore's JTAG debug TAP

## B.6 Ring Oscillator Control: 0x06

There are four free-running oscillators that clock four counters. The oscillators can be started and stopped using this register. The counters should only be read when the ring oscillator has been stopped for at least 10 core clock cycles (this can be achieved by inserting two nop instructions between the SETPS and GETPS). The counter values can be read using four subsequent registers. The ring oscillators are asynchronous to the xCORE tile clock and can be used as a source of random bits.

**0x06:**  
Ring  
Oscillator  
Control

Bits	Perm	Init	Description
31:2	RO	-	Reserved
1	RW	0	Core ring oscillator enable.
0	RW	0	Peripheral ring oscillator enable.

## B.7 Ring Oscillator Value: 0x07

This register contains the current count of the xCORE Tile Cell ring oscillator. This value is not reset on a system reset.

### B.18 Debug interrupt data: 0x16

On a data watchpoint, this register contains the effective address of the memory operation that triggered the debugger. On a resource watchpoint, it contains the resource identifier.

**0x16:**  
Debug  
interrupt data

Bits	Perm	Init	Description
31:0	DRW		Value.

### B.19 Debug core control: 0x18

This register enables the debugger to temporarily disable logical cores. When returning from the debug interrupts, the cores set in this register will not execute. This enables single stepping to be implemented.

**0x18:**  
Debug core  
control

Bits	Perm	Init	Description
31:8	RO	-	Reserved
7:0	DRW		1-hot vector defining which threads are stopped when not in debug mode. Every bit which is set prevents the respective thread from running.

### B.20 Debug scratch: 0x20 .. 0x27

A set of registers used by the debug ROM to communicate with an external debugger, for example over JTAG. This is the same set of registers as the [Debug Scratch registers in the xCORE tile configuration](#).

**0x20 .. 0x27:**  
Debug  
scratch

Bits	Perm	Init	Description
31:0	DRW		Value.

### B.21 Instruction breakpoint address: 0x30 .. 0x33

This register contains the address of the instruction breakpoint. If the PC matches this address, then a debug interrupt will be taken. There are four instruction breakpoints that are controlled individually.

<b>0x04:</b> Control PSwitch permissions to debug registers	Bits	Perm	Init	Description
	31	CRW	0	When 1 the PSwitch is restricted to RO access to all CRW registers from SSwitch, XCore(PS_DBG_Scratch) and JTAG
	30:1	RO	-	Reserved
	0	CRW	0	When 1 the PSwitch is restricted to RO access to all CRW registers from SSwitch

### C.5 Cause debug interrupts: 0x05

This register can be used to raise a debug interrupt in this xCORE tile.

<b>0x05:</b> Cause debug interrupts	Bits	Perm	Init	Description
	31:2	RO	-	Reserved
	1	CRW	0	1 when the processor is in debug mode.
	0	CRW	0	Request a debug interrupt on the processor.

### C.6 xCORE Tile clock divider: 0x06

This register contains the value used to divide the PLL clock to create the xCORE tile clock. The divider is enabled under control of the [tile control register](#)

<b>0x06:</b> xCORE Tile clock divider	Bits	Perm	Init	Description
	31	CRW	0	Clock disable. Writing '1' will remove the clock to the tile.
	30:16	RO	-	Reserved
	15:0	CRW	0	Clock divider.

### C.7 Security configuration: 0x07

Copy of the security register as read from OTP.

**0x62:**  
SR of logical  
core 2

Bits	Perm	Init	Description
31:0	CRO		Value.

## C.20 SR of logical core 3: 0x63

Value of the SR of logical core 3

**0x63:**  
SR of logical  
core 3

Bits	Perm	Init	Description
31:0	CRO		Value.

## C.21 SR of logical core 4: 0x64

Value of the SR of logical core 4

**0x64:**  
SR of logical  
core 4

Bits	Perm	Init	Description
31:0	CRO		Value.

## C.22 SR of logical core 5: 0x65

Value of the SR of logical core 5

**0x65:**  
SR of logical  
core 5

Bits	Perm	Init	Description
31:0	CRO		Value.

## C.23 SR of logical core 6: 0x66

Value of the SR of logical core 6

**0x66:**  
SR of logical  
core 6

Bits	Perm	Init	Description
31:0	CRO		Value.

## D Node Configuration

The digital node control registers can be accessed using configuration reads and writes (use `write_node_config_reg(device, ...)` and `read_node_config_reg(device, ...)` for reads and writes).

Number	Perm	Description
0x00	RO	<a href="#">Device identification</a>
0x01	RO	<a href="#">System switch description</a>
0x04	RW	<a href="#">Switch configuration</a>
0x05	RW	<a href="#">Switch node identifier</a>
0x06	RW	<a href="#">PLL settings</a>
0x07	RW	<a href="#">System switch clock divider</a>
0x08	RW	<a href="#">Reference clock</a>
0x09	R	<a href="#">System JTAG device ID register</a>
0x0A	R	<a href="#">System USERCODE register</a>
0x0C	RW	<a href="#">Directions 0-7</a>
0x0D	RW	<a href="#">Directions 8-15</a>
0x10	RW	<a href="#">DEBUG_N configuration, tile 0</a>
0x11	RW	<a href="#">DEBUG_N configuration, tile 1</a>
0x1F	RO	<a href="#">Debug source</a>
0x20 .. 0x28	RW	<a href="#">Link status, direction, and network</a>
0x40 .. 0x47	RO	<a href="#">PLink status and network</a>
0x80 .. 0x88	RW	<a href="#">Link configuration and initialization</a>
0xA0 .. 0xA7	RW	<a href="#">Static link configuration</a>

**Figure 36:**  
Summary

### D.1 Device identification: 0x00

This register contains version and revision identifiers and the mode-pins as sampled at boot-time.

Bits	Perm	Init	Description
31:24	RO	-	Reserved
23:16	RO		Sampled values of BootCtl pins on Power On Reset.
15:8	RO		SSwitch revision.
7:0	RO		SSwitch version.

**0x00:**  
Device  
identification

## D.2 System switch description: 0x01

This register specifies the number of processors and links that are connected to this switch.

**0x01:**  
System  
switch  
description

Bits	Perm	Init	Description
31:24	RO	-	Reserved
23:16	RO		Number of SLinks on the SSwitch.
15:8	RO		Number of processors on the SSwitch.
7:0	RO		Number of processors on the device.

## D.3 Switch configuration: 0x04

This register enables the setting of two security modes (that disable updates to the PLL or any other registers) and the header-mode.

**0x04:**  
Switch  
configuration

Bits	Perm	Init	Description
31	RW	0	0 = SSCTL registers have write access. 1 = SSCTL registers can not be written to.
30:9	RO	-	Reserved
8	RW	0	0 = PLL_CTL_REG has write access. 1 = PLL_CTL_REG can not be written to.
7:1	RO	-	Reserved
0	RW	0	0 = 2-byte headers, 1 = 1-byte headers (reset as 0).

## D.4 Switch node identifier: 0x05

This register contains the node identifier.

**0x05:**  
Switch node  
identifier

Bits	Perm	Init	Description
31:16	RO	-	Reserved
15:0	RW	0	The unique ID of this node.

## D.5 PLL settings: 0x06

An on-chip PLL multiplies the input clock up to a higher frequency clock, used to clock the I/O, processor, and switch, see [Oscillator](#). Note: a write to this register will cause the tile to be reset.

### E.3 Node identifier: 0x05

<b>0x05:</b> Node identifier	Bits	Perm	Init	Description
	31:16	RO	-	Reserved
	15:0	RW	0	16-bit node identifier. This does not need to be set, and is present for compatibility with XS1-switches.

### E.4 System clock frequency: 0x51

<b>0x51:</b> System clock frequency	Bits	Perm	Init	Description
	31:7	RO	-	Reserved
	6:0	RW	25	Oscillator clock frequency in MHz rounded up to the nearest integer value. Only values between 5 and 100 MHz are valid - writes outside this range are ignored and will be NACKed. This field must be set on start up of the device and any time that the input oscillator clock frequency is changed. It must contain the system clock frequency in MHz rounded up to the nearest integer value.

### E.5 Link Control and Status: 0x80

<b>0x80:</b> Link Control and Status	Bits	Perm	Init	Description
	31:28	RO	-	Reserved
	27	RO		Rx buffer overflow or illegal token encoding received.
	26	RO	0	This end of the xlink has issued credit to allow the remote end to transmit
	25	RO	0	This end of the xlink has credit to allow it to transmit.
	24	WO		Clear this end of the xlink's credit and issue a HELLO token.
	23	WO		Reset the receiver. The next symbol that is detected will be the first symbol in a token.
	22	RO	-	Reserved
	21:11	RW	1	Specify min. number of idle system clocks between two continuous symbols within a transmit token -1.
	10:0	RW	1	Specify min. number of idle system clocks between two continuous transmit tokens -1.

	Bits	Perm	Init	Description
<b>0x2C:</b> UIFM PID	31:4	RO	-	Reserved
	3:0	RO	0	Value of the last received PID.

### F.13 UIFM Endpoint: 0x30

The last endpoint seen

	Bits	Perm	Init	Description
<b>0x30:</b> UIFM Endpoint	31:5	RO	-	Reserved
	4	RO	0	1 if endpoint contains a valid value.
	3:0	RO	0	A copy of the last received endpoint.

### F.14 UIFM Endpoint match: 0x34

This register can be used to mark UIFM endpoints as special.

	Bits	Perm	Init	Description
<b>0x34:</b> UIFM Endpoint match	31:16	RO	-	Reserved
	15:0	RW	0	This register contains a bit for each endpoint. If its bit is set, the endpoint will be supplied on the RX port when ORed with 0x10.

### F.15 OTG Flags mask: 0x38

	Bits	Perm	Init	Description
<b>0x38:</b> OTG Flags mask	31:0	RW	0	Data


### F.16 UIFM power signalling: 0x3C

	Bits	Perm	Init	Description
<b>0x3C:</b> UIFM power signalling	31:9	RO	-	Reserved
	8	RW	0	Valid
	7:0	RW	0	Data

## G JTAG, xSCOPE and Debugging

If you intend to design a board that can be used with the XMOS toolchain and xTAG debugger, you will need an xSYS header on your board. Figure 39 shows a decision diagram which explains what type of xSYS connectivity you need. The three subsections below explain the options in detail.

**Figure 39:**  
Decision  
diagram for  
the xSYS  
header



### G.1 No xSYS header

The use of an xSYS header is optional, and may not be required for volume production designs. However, the XMOS toolchain expects the xSYS header; if you do not have an xSYS header then you must provide your own method for writing to flash/OTP and for debugging.

### G.2 JTAG-only xSYS header

The xSYS header connects to an xTAG debugger, which has a 20-pin 0.1" female IDC header. The design will hence need a male IDC header. We advise to use a boxed header to guard against incorrect plug-ins. If you use a 90 degree angled header, make sure that pins 2, 4, 6, ..., 20 are along the edge of the PCB.

Connect pins 4, 8, 12, 16, 20 of the xSYS header to ground, and then connect:

- ▶ TDI to pin 5 of the xSYS header
- ▶ TMS to pin 7 of the xSYS header
- ▶ TCK to pin 9 of the xSYS header
- ▶ DEBUG\_N to pin 11 of the xSYS header

- TDO to pin 13 of the xSYS header

The RST\_N net should be open-drain, active-low, and have a pull-up to VDDIO.

### G.3 Full xSYS header

For a full xSYS header you will need to connect the pins as discussed in Section G.2, and then connect a 2-wire xCONNECT Link to the xSYS header. The links can be found in the Signal description table (Section 4): they are labelled XL0, XL1, etc in the function column. The 2-wire link comprises two inputs and outputs, labelled  $XL0_{out}^1$ ,  $XL0_{out}^0$ ,  $XL0_{in}^0$ , and  $XL0_{in}^1$ . For example, if you choose to use XL0 for xSCOPE I/O, you need to connect up  $XL0_{out}^1$ ,  $XL0_{out}^0$ ,  $XL0_{in}^0$ ,  $XL0_{in}^1$  as follows:

- $XL0_{out}^1$  (X0D43) to pin 6 of the xSYS header with a 33R series resistor close to the device.
- $XL0_{out}^0$  (X0D42) to pin 10 of the xSYS header with a 33R series resistor close to the device.
- $XL0_{in}^0$  (X0D41) to pin 14 of the xSYS header.
- $XL0_{in}^1$  (X0D40) to pin 18 of the xSYS header.

## H Schematics Design Check List

- ✓ This section is a checklist for use by schematics designers using the XU210-512-FB236. Each of the following sections contains items to check for each design.

### H.1 Power supplies

- ☐ VDDIO and OTP\_VCC supply is within specification before the VDD (core) supply is turned on. Specifically, the VDDIO and OTP\_VCC supply is within specification before VDD (core) reaches 0.4V (Section 12).
- ☐ The VDD (core) supply ramps monotonically (rises constantly) from 0V to its final value (0.95V - 1.05V) within 10ms (Section 12).
- ☐ The VDD (core) supply is capable of supplying 700 mA (Section 12 and Figure 22).
- ☐ PLL\_AVDD is filtered with a low pass filter, for example an RC filter, see Section 12

### H.2 Power supply decoupling

- ☐ The design has multiple decoupling capacitors per supply, for example at least four 0402 or 0603 size surface mount capacitors of 100nF in value, per supply (Section 12).
- ☐ A bulk decoupling capacitor of at least 10uF is placed on each supply (Section 12).

### H.3 Power on reset

- ☐ The RST\_N and TRST\_N pins are asserted (low) during or after power up. The device is not used until these resets have taken place.

### H.4 Clock

- ☐ The CLK input pin is supplied with a clock with monotonic rising edges and low jitter.
- ☐ Pins MODE0 and MODE1 are set to the correct value for the chosen oscillator frequency. The MODE settings are shown in the Oscillator section, Section 7. If you have a choice between two values, choose the value with the highest multiplier ratio since that will boot faster.