



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	M16C/60
Core Size	16-Bit
Speed	16MHz
Connectivity	I ² C, IEBus, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	85
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	5K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 18x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-BQFP
Supplier Device Package	100-QFP (14x20)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/m30302fcpfp-u3

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

RENESAS

M16C/30P Group

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

1. Overview

The M16C/30P Group of single-chip microcomputers is built using the high-performance silicon gate CMOS process using a M16C/60 Series CPU core and is packaged in a 100-pin plastic molded QFP.

These single-chip microcomputers operate using sophisticated instructions featuring a high level of instruction efficiency. With 1 Mbyte of address space, they are capable of executing instructions at high speed. In addition, these microcomputers contain a multiplier and DMAC which combined with fast instruction processing capability, make it suitable for control of various OA, communication, and industrial equipment which requires high-speed arithmetic/ logic operations.

1.1 Applications

Audio, cameras, TV, home appliance, office/communications/portable/industrial equipment, etc.



1.3 Block Diagram

Figure 1.1 is a M16C/30P Group Block Diagram.



Figure 1.1

M16C/30P Group Block Diagram

Table 1.5Product Code of One Time Flash version, Flash Memory version, and ROM-less
version for M16C/30P

			Interna	Operating	
One Time Flash	Product Code	Package	Program and Erase Endurance	Temperature Range	Ambient Temperature
One Time Flash version	U3	Lead-	0	0°C to 60°C	-40°C to 85°C
	U5	free			-20°C to 85°C
Flash Memory	U3	U3 Lead- U5 free	100	0°C to 60°C	-40°C to 85°C
version	U5				-20°C to 85°C
ROM-less version	U3	3 Lead-	_	-	-40°C to 85°C
	U5	free			-20°C to 85°C

NOTES: The one time flash version can be written once only.





1.5 Pin Configuration

Figures 1.5 to 1.6 show the pin configurations (top view).



Figure 1.5 Pin Configuration (Top View)

RENESAS

1.6 Pin Description

Signal Name	Pin Name	I/O Type	Description
Power supply input	VCC1, VCC2 VSS	I	Apply 2.7 to 5.5 V to the VCC1 and VCC2 pins and 0 V to the Vss pin. The VCC apply condition is that VCC1 = VCC2.
Analog power supply input	AVCC AVSS	I	Applies the power supply for the A/D converter. Connect the AVCC pin to VCC1. Connect the AVSS pin to VSS.
Reset input	RESET	I	The microcomputer is in a reset state when applying "L" to the this pin.
CNVSS	CNVSS	I	Switches processor mode. Connect this pin to VSS to when after a reset to start up in single-chip mode. Connect this pin to VCC1 to start up in microprocessor mode.
External data bus width select input	BYTE	I	Switches the data bus in external memory space. The data bus is 16 bits long when the this pin is held "L" and 8 bits long when the this pin is held "H". Set it to either one. Connect this pin to VSS when an single-chip mode.
Bus control pins	D0 to D7	I/O	Inputs and outputs data (D0 to D7) when these pins are set as the separate bus.
	D8 to D15	I/O	Inputs and outputs data (D8 to D15) when external 16-bit data bus is set as the separate bus.
	A0 to A19	0	Output address bits (A0 to A19).
	CS0 to CS3	0	Output $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$ signals. $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$ are chip-select signals to specify an external space.
	WRL/WR WRH/BHE RD	0	Output WRL, WRH, (WR, BHE), RD signals. WRL and WRH or BHE and WR can be switched by program. • WRL, WRH and RD are selected The WRL signal becomes "L" by writing data to an even address in an external memory space. The WRH signal becomes "L" by writing data to an odd address in an external memory space. The RD pin signal becomes "L" by reading data in an external memory space. • WR, BHE and RD are selected The WR signal becomes "L" by writing data in an external memory space. • WR, BHE and RD are selected The RD signal becomes "L" by reading data in an external memory space. The RD signal becomes "L" by accessing an odd address. Select WR, BHE and RD for an external 8-bit data bus.
	ALE	0	ALE is a signal to latch the address.
	HOLD	I	While the $\overline{\text{HOLD}}$ pin is held "L", the microcomputer is placed in a hold state.
	HLDA	0	In a hold state, HLDA outputs a "L" signal.
	RDY	I	While applying a "L" signal to the $\overline{\text{RDY}}$ pin, the microcomputer is placed in a wait state.

I : Input O : Output I/O : Input and output

2.2 Address Registers (A0 and A1)

The register A0 consists of 16 bits, and is used for address register indirect addressing and address register relative addressing. They also are used for transfers and logic/logic operations. A1 is the same as A0. In some instructions, registers A1 and A0 can be combined for use as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is configured with 16 bits, and is used for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is configured with 20 bits, indicating the start address of an interrupt vector table.

2.5 Program Counter (PC)

PC is configured with 20 bits, indicating the address of an instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

Stack pointer (SP) comes in two types: USP and ISP, each configured with 16 bits. Your desired type of stack pointer (USP or ISP) can be selected by the U flag of FLG.

2.7 Static Base Register (SB)

SB is configured with 16 bits, and is used for SB relative addressing.

2.8 Flag Register (FLG)

FLG consists of 11 bits, indicating the CPU status.

2.8.1 Carry Flag (C Flag)

This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit.

2.8.2 Debug Flag (D Flag)

The D flag is used exclusively for debugging purpose. During normal use, it must be set to "0".

2.8.3 Zero Flag (Z Flag)

This flag is set to "1" when an arithmetic operation resulted in 0; otherwise, it is "0".

2.8.4 Sign Flag (S Flag)

This flag is set to "1" when an arithmetic operation resulted in a negative value; otherwise, it is "0".

2.8.5 Register Bank Select Flag (B Flag)

Register bank 0 is selected when this flag is "0"; register bank 1 is selected when this flag is "1".

2.8.6 Overflow Flag (O Flag)

This flag is set to "1" when the operation resulted in an overflow; otherwise, it is "0".

2.8.7 Interrupt Enable Flag (I Flag)

This flag enables a maskable interrupt.

Maskable interrupts are disabled when the I flag is "0", and are enabled when the I flag is "1". The I flag is cleared to "0" when the interrupt request is accepted.

2.8.8 Stack Pointer Select Flag (U Flag)

ISP is selected when the U flag is "0"; USP is selected when the U flag is "1".

The U flag is cleared to "0" when a hardware interrupt request is accepted or an INT instruction for software interrupt Nos. 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has priority greater than IPL, the interrupt is enabled.

2.8.10 Reserved Area

When write to this bit, write "0". When read, its content is indeterminate.

3. Memory

Figure 3.1 is a Memory Map of the M16C/30P group. The address space extends the 1 Mbyte from address 00000h to FFFFFh.

The internal ROM is allocated in a lower address direction beginning with address FFFFFh. For example, a 64-Kbyte internal ROM is allocated to the addresses from F0000h to FFFFFh.

The fixed interrupt vector table is allocated to the addresses from FFFDCh to FFFFFh. Therefore, store the start address of each interrupt routine here.

The internal RAM is allocated in an upper address direction beginning with address 00400h. For example, a 5-Kbyte internal RAM is allocated to the addresses from 00400h to 017FFh. In addition to storing data, the internal RAM also stores the stack used when calling subroutines and when interrupts are generated. The SFR is allocated to the addresses from 00000h to 003FFh. Peripheral function control registers are located here. Of the SFR, any area which has no functions allocated is reserved for future use and cannot be used by users.

The special page vector table is allocated to the addresses from FFE00h to FFFDBh. This vector is used by the JMPS or JSRS instruction. For details, refer to the M16C/60 and M16C/20 Series Software Manual.



Figure 3.1 Memory Map

Special Function Register (SFR) 4.

SFR(Special Function Register) is the control register of peripheral functions. Tables 4.1 to 4.5 list the SFR information.

Addrooo	Degister	Cumphial	After Deest
Address	Register	Symbol	Aller Resel
0000h			
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0 (2)	PMO	0000000b(CNIVSS pip is "I ")
000411		FIVIO	00000000000(CNV33 pin is "H")
000Eb	Dragonar Mada Dagiatar 1	DM4	007770705
00050		PIVII	duxuxxuu
0006h	System Clock Control Register 0	CM0	01001000b
0007h	System Clock Control Register 1	CM1	0010000b
0008h	Chip Select Control Register	CSR	0000001b
0009h	Address Match Interrupt Enable Register	AIFR	XXXXXX00b
0000h	Protost Register	DRCP	XX000000b
000A11		FRUK	2000000
000Bh			
000Ch			
000Dh			
000Eh	Watchdog Timer Start Register	WDTS	XXh
000Eb	Watchdog Timer Control Register	WDC	00XXXXXX
0010h	Address Match Interrupt Degister 0	PMAD0	00h
00101	Address Match Interrupt Register 0	RIVIADO	0011
0011h			UUn
0012h			X0h
0013h			
0014h	Address Match Interrupt Register 1	RMAD1	00h
0015h	· · · · · · · · · · · · · · · · · · ·		00h
00101			Xoh
00160			XUN
0017h			
0018h			
0019h			
001Ah			
001Bh			
001Dh			
001Ch			
001Dh			
001Eh			
001Fh			
0020h	DMA0 Source Pointer	SAR0	XXh
0021h		0.1 10	YYh
002111			
0022h			XXh
0023h			
0024h	DMA0 Destination Pointer	DAR0	XXh
0025h			XXh
0026b			XXh
0020h			7001
002711		TODA	200
0028n	DiviAu Transfer Counter	TCRU	XXN
0029h			XXh
002Ah			
002Bh			1
002Ch	DMA0 Control Register	DMOCON	000000000
00206		51100011	00000000
002011			
002En			
002Fh			
0030h	DMA1 Source Pointer	SAR1	XXh
0031h			XXh
0032h			XXh
00325			7931
003311		DAD4	
0034n	DiviAT Destination Pointer	DAR1	XXN
0035h			XXh
0036h			XXh
0037h		1	
00385	DMA1 Transfer Counter	TCP1	XXP
00301		IUNI	
00390			^^!!
003Ah			
003Bh			
003Ch	DMA1 Control Register	DM1CON	00000X00b
003Db			
003Eh			
003EN			Į
003Fn			1

SFR Information (1)⁽¹⁾ Table 4.1

NOTES:

The blank areas are reserved and cannot be accessed by users.
 The PM00 and PM01 bits do not change at software reset.

X : Nothing is mapped to this bit



Symbol	Parameter			Standard		
Symbol Parameter - Program Endurance - Word Program Time (Vcc1=5.0V) tPS One Time Flash Memory Circuit Stabilization	Falameter	Min.	Тур.	Max.	Onit	
-	Program Endurance			1	cycle	
-	Word Program Time (Vcc1=5.0V)		50	500	μs	
tPS	One Time Flash Memory Circuit Stabilization Wait Time			15	μs	
-	Data Hold Time ⁽⁴⁾	10			year	

Table 5.6 One Time Flash Version Electrical Characteristics (1)

NOTES:

1. Referenced to Vcc1=4.5 to 5.5V, 3.0 to 3.6V at Topr = 0 to 60 $^{\circ}$ C (U3, U5) unless otherwise specified.

2. Topr = -40 to 85 °C (U3) / -20 to 85 °C (U5).

Table 5.7 One Time Flash Version Program Voltage and Read Operation Voltage Characteristics

Flash Program Voltage	Flash Read Operation Voltage
VCC1 = 3.3 ± 0.3 V or 5.0 ± 0.5 (Topr = 0°C to 60°C)	VCC1=2.7 to 5.5 V (Topr = -40°C to 85°C (U3)
	-20°C to 85°C (U5))

VCC1=VCC2=5V

Symbol	Parameter			Macauring Condition	Standard			Unit
Symbol		Falalli	elei	Measuring Condition	Min.	Тур.	Max.	Unit
Vон	HIGH Output Voltage	P0_0 to P0_7, P1_0 P3_0 to P3_7, P4_0 P6_0 to P6_7, P7_2 P8_7, P9_0 to P9_	to P1_7, P2_0 to P2_7, to P4_7, P5_0 to P5_7, to P7_7, P8_0 to P8_4, P8_6, 7, P10_0 to P10_7	IOH=-5mA	Vcc-2.0		Vcc	V
Vон	HIGH P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, Output P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, Voltage P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7		ІОН=-200μА	Vcc-0.3		Vcc	V	
Vон	HIGH Outpu	t Voltage XOUT	HIGHPOWER	IOH=-1mA	Vcc-2.0		Vcc	V
			LOWPOWER	IOH=-0.5mA	Vcc-2.0		Vcc	v
	HIGH Outpu	t Voltage XCOUT	HIGHPOWER	With no load applied		2.5		V
			LOWPOWER	With no load applied		1.6		v
Vol	LOW Output Voltage	P0_0 to P0_7, P1_0 P3_0 to P3_7, P4_0 P6_0 to P6_7, P7_0 P8_6, P8_7, P9_0 to	to P1_7, P2_0 to P2_7, to P4_7, P5_0 to P5_7, to P7_7, P8_0 to P8_4, to P9_7, P10_0 to P10_7	IOL=5mA			2.0	V
Vol	LOW Output Voltage	P0_0 to P0_7, P1_0 P3_0 to P3_7, P4_0 P6_0 to P6_7, P7_0 P8_6, P8_7, P9_0 to	to P1_7, P2_0 to P2_7, to P4_7, P5_0 to P5_7, to P7_7, P8_0 to P8_4, to P9_7, P10_0 to P10_7	IOL=200μA			0.45	V
Vol	LOW Output	Voltage XOUT	HIGHPOWER	IOL=1mA			2.0	V
			LOWPOWER	IOL=0.5mA			2.0	v
	LOW Output	Voltage XCOUT	HIGHPOWER	With no load applied		0		v
			LOWPOWER	With no load applied		0		v
Vt+-Vt-	Hysteresis TA0IN to TA2IN, TB0IN to TB2IN, INT0 to INT4, NMI, ADTRG, CTS0 to CTS2, CLK0 to CLK2, TA0OUT to TA2OUT, KI0 to KI3, RXD0 to RXD2, SCL0 to SCL2, SDA0 to SDA2			0.2		1.0	V	
VT+-VT-	Hysteresis	RESET			0.2		2.5	V
Ін	HIGH Input P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, Current P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, XIN, RESET, CNVSS, BYTE		VI=5V			5.0	μΑ	
lı.	LOW Input Current P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, XIN. RESET. CNVSS. BYTE		VI=0V			-5.0	μΑ	
Rpullup	Pull-Up P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, Resistance P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7		VI=0V	30	50	170	kΩ	
Rfxin	Feedback R	esistance XIN				1.5		MΩ
Rfxcin	Feedback R	esistance XCIN				15		MΩ
VRAM	RAM Retent	ion Voltage		At stop mode	2.0			V

Electrical Characteristics(1) (1) Table 5.9

NOTES: 1. Referenced to Vcc1=Vcc2=4.2 to 5.5V, Vss = 0V at Topr = -20 to 85°C / -40 to 85°C, f(XIN) =16MHz unless otherwise specified.

VCC1=VCC2=5V

Timing Requirements

(VCC1 = VCC2 = 5V, VSS = 0V, at Topr = -20 to 85° C / -40 to 85° C unless otherwise specified)

Table 5.11 External Clock Input (XIN input) ⁽¹⁾

Symbol	Barameter		dard	Lipit	
Symbol	Farameter	Min.	Max.	Unit	
tc	External Clock Input Cycle Time	62.5		ns	
tw(H)	External Clock Input HIGH Pulse Width	25		ns	
tw(L)	External Clock Input LOW Pulse Width	25		ns	
tr	External Clock Rise Time		15	ns	
tr	External Clock Fall Time		15	ns	

NOTES:

1. The condition is Vcc1=Vcc2=3.0 to 5.0V.

Table 5.12 Memory Expansion Mode and Microprocessor Mode

Symbol	Parameter	Stan	Linit	
tac1(RD-DB) Data Input Access Time (for setting with no wait) tac2(RD-DB) Data Input Access Time (for setting with wait) tsu(DB-RD) Data Input Setup Time	Falanielei	Min.	Max.	Offic
tac1(RD-DB)	Data Input Access Time (for setting with no wait)		(NOTE 1)	ns
tac2(RD-DB)	Data Input Access Time (for setting with wait)		(NOTE 2)	ns
tsu(DB-RD)	Data Input Setup Time	40		ns
tsu(RDY-BCLK)	RDY Input Setup Time	30		ns
tsu(HOLD-BCLK)	HOLD Input Setup Time	40		ns
th(RD-DB)	Data Input Hold Time	0		ns
th(BCLK-RDY)	RDY Input Hold Time	0		ns
th(BCLK-HOLD)	HOLD Input Hold Time	0		ns

NOTES:

1. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 45[ns]$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5)X10^9}{f(BCLK)} - 45[ns] \qquad n \text{ is "2" for 1-wait setting.}$$





Symbol	Parame	or	Measuring Condition		Standard		Linit	
Symbol	Falanee		Measuring Condition			Тур.	Max.	Unit
Icc	Power Supply Current (Vcc1=Vcc2=2.7V to 3.6V)	ower Supply Current In single-chip cc1=Vcc2=2.7V to 3.6V) mode, the output	Mask ROM	f(XIN)=10MHz No division		8	11	mA
		pins are open and other pins are Vss	One Time Flash	f(XIN)=10MHz, No division		8	13	mA
			Flash Memory	f(XIN)=10MHz, No division		8	13	mA
			Flash Memory Program	f(XIN)=10MHz, VCC1=3.0V		12		mA
			One Time Flash Program	f(XIN)=10MHz, VCC1=3.0V		12		mA
			Flash Memory Erase	f(XIN)=10MHz, VCC1=3.0V		22		mA
			Mask ROM	f(XCIN)=32kHz Low power dissipation mode, ROM ⁽³⁾		25		μΑ
			One Time Flash	f(XCIN)=32kHz Low power dissipation mode, RAM ⁽³⁾		25		μΑ
				f(XCIN)=32kHz Low power dissipation mode, Flash Memory ⁽³⁾		350		μA
			Flash Memory	f(XCIN)=32kHz Low power dissipation mode, RAM ⁽³⁾		25		μA
				f(XCIN)=32kHz Low power dissipation mode, Flash Memory ⁽³⁾		420		μΑ
		Mask ROM One Time Flash Flash Memory	f(XCIN)=32kHz Wait mode ⁽²⁾ , Oscillation capability High		6.0		μΑ	
				f(XCIN)=32kHz Wait mode ⁽²⁾ , Oscillation capability Low		1.8		μA
				Stop mode Topr =25°C		0.7	3.0	μA

Table 5.28	Electrical Characteristics	(2)) (1))
------------	-----------------------------------	-----	-------	---

NOTES:

1. Referenced to Vcc1=Vcc2=2.7 to 3.3V, Vss = 0V at Topr = -20 to 85°C / -40 to 85°C, f(XIN)=10MHz unless otherwise Specified.
 With one timer operated using fC32.
 This indicates the memory in which the program to be executed exists.

VCC1=VCC2=3V

Switching Characteristics

(VCC1 = VCC2 = 3V, VSS = 0V, at Topr = -20 to 85° C / -40 to 85° C unless otherwise specified)

Symbol	Deremeter		Standard		Lloit	
Symbol	Falanelei		Min.	Max.	Unit	
td(BCLK-AD)	Address Output Delay Time			30	ns	
th(BCLK-AD)	Address Output Hold Time (in relation to BCLK)	0		ns		
th(RD-AD)	Address Output Hold Time (in relation to RD)	0		ns		
th(WR-AD)	Address Output Hold Time (in relation to WR)	(NOTE 2)		ns		
td(BCLK-CS)	Chip Select Output Delay Time		30	ns		
th(BCLK-CS)	Chip Select Output Hold Time (in relation to BCLK)		0		ns	
td(BCLK-ALE)	ALE Signal Output Delay Time			25	ns	
th(BCLK-ALE)	ALE Signal Output Hold Time	See Figure 5.8	-4		ns	
td(BCLK-RD)	RD Signal Output Delay Time			30	ns	
th(BCLK-RD)	RD Signal Output Hold Time		0		ns	
td(BCLK-WR)	WR Signal Output Delay Time			30	ns	
th(BCLK-WR)	WR Signal Output Hold Time		0		ns	
td(BCLK-DB)	Data Output Delay Time (in relation to BCLK)			40	ns	
th(BCLK-DB)	Data Output Hold Time (in relation to BCLK) ⁽³⁾		4		ns	
td(DB-WR)	Data Output Delay Time (in relation to WR)		(NOTE 1)		ns	
th(WR-DB)	Data Output Hold Time (in relation to WR) ⁽³⁾]	(NOTE 2)		ns	
td(BCLK-HLDA)	HLDA Output Delay Time]		40	ns	

NOTES:

1. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 40[ns] \qquad \qquad f(BCLK) \text{ is } 12.5 \text{MHz or less.}$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} = 10[ns]$$

3. This standard value shows the timing when the output is off, and does not show hold time of data bus. Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value. Hold time of data bus is expressed in $t = -CR X \ln (1-VoL / VCc1)$ by a circuit of the right figure. For example, when VoL = 0.2Vcc1, C = 30pF, R = 1k\Omega, hold time of output "L" level is







Figure 5.8 Ports P0 to P10 Measurement Circuit







REVISION HISTORY

M16C/30P Group Datasheet

Rev.	Date	Description			
		Page	Summary		
0.70	Aug 26, 2004	-	First Edition issued		
0.80	Mar 18, 2005	-	development support tools -> development tools		
		-	BCLK -> CPU clock		
		2	Table 1.1 Performance Outline of M16C/30P GroupSerial interface is revised.		
		4	Figure 1.2 Type., Memory Size, and Package is partly revised.		
		8	Table 1.4 Pin Detection (2) is partly revised.		
		20	Note 2 Table 5.3 A/D Conversion Characteristics is partly revised.		
		21	Symbol of Table 5.4 Power Supply Circuit Timing Characteristics is partly revised.		
		22	Table 5.5 Electrical Characteristics is revised.		
		28	Table 5.19 Electrical Characteristics is revised.		
1.00	Sep 01, 2005	2	Table 1.1 Performance Outline of M16C/30P Group is partly revised.		
		4	Table 1.2 Product List is partly revised.		
			Figure 1.2 Type No., Memory Size, and Package is partly revised.		
		5	Figure 1.3 Pin Configuration is partly revised.		
		6	Figure 1.4 Pin Configuration is partly revised.		
		7-8	Tables 1.3 to 1.4 Pin Characteristics are added.		
		9	Table 1.5 Pin Description is revised.		
		14	3. Memory is partly revised.		
		15	Table 4.1 SFR Information is partly revised.		
		19	Table 4.5 SFR Information is partly revised		
		21	Table 5.2 Recommended Operating Conditions is partly revised.		
		22	Table 5.3 A/D Conversion Characteristics is partly revised.		
		25	Note 1 is added in Table 5.6 External Clock Input (XIN input)		
			Table 5.7 Memory Expansion Mode and Microprocessor Mode is added.		
		28	Table 5.20 Memory Expansion Mode and Microprocessor Modes (for setting with no wait) is added.		
			Figure 5.2 Ports P0 to P10 Measurement Circuit is added.		
		29	Table 5.21 Memory Expansion Mode and Microprocessor Modes (for 1- to 3-wait setting and external area access) is added.		
		32	Figure 5.5 Timing Diagram (3) is added.		
		33	Figure 5.6 Timing Diagram (4) is added.		
		34	Figure 5.7 Timing Diagram (5) is added.		
		36	Note 1 to 4 are added in Table 5.23 External Clock Input (XIN input)		
			Table 5.24 Memory Expansion Mode and Microprocessor Mode is added.		
		39	Table 5.37 Memory Expansion Mode and Microprocessor Modes (for setting with no wait) is added.		
			Figure 5.8 Ports P0 to P10 Measurement Circuit is added.		
		40	Table 5.38 Memory Expansion Mode and Microprocessor Modes (for 1- to 3-wait setting and external area access) is added.		
		43	Figure 5.11 Timing Diagram (3) is added.		

REVISION HISTORY			RY	M16C/30P Group Datasheet		
Rev. Date	Data	Description				
	Dale	Page		Summary		
1.20	Oct 17, 2006	1	Note is partly deleted.			
		2	Table 1.1 Performance Outline of M16C/30P Group is partly added.			
		4	Table 1.2 Product List is partly revised.			
		5	Figure 1.2 Type No., Memory Size, and Package is added.			
		7	Table 1.4 Product Code of One Time Flash version, Flash Memory ver- sion, and ROM-less version for M16C/30P is partly added.			
		17	Figure 3.1 Memory Map is partly added.			
		19	Table 4.2 SFR Information (2) is partly added.			
		23	Table 5.1 Absolute Maximum Ratings is partly added. Table 5.6 One Time Flash Version Electrical Characteristics and Table 5.7 One Time Flash Version Program Voltage and Read Operation Voltage Characteristics is added.			
		27				
		30	30 Table 5.10 Electrical Characteristics (2) is partly added.			
	42 Table 5.28 Electrical Characteristics (2) is partly		3 Electrical Characteristics (2) is partly added.			
1.21	Nov 02 2006	7	Table 1.4 Product Code of One Time Flash version, Flash Memoryversion, and ROM-less version for M16C/30P is partly revised.			
1.22	Mar 30, 2007	4	Table 1.2 Product List (1) is partly revised.			
		5	5 Table 1.3 Product List (2) is partly revised.			
19 Table 4.2 SFR Information (2) is		SFR Information (2) is partly revised.				