

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Not For New Designs
Core Processor	M16C/60
Core Size	16-Bit
Speed	16MHz
Connectivity	I ² C, IEBus, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	85
Program Memory Size	192KB (192K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 18x10b
Oscillator Type	External
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LFQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/m30302fepgp-u5

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
 of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
 No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
 of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



M16C/30P Group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

REJ03B0088-0122 Rev.1.22 Mar 30, 2007

1. **Overview**

The M16C/30P Group of single-chip microcomputers is built using the high-performance silicon gate CMOS process using a M16C/60 Series CPU core and is packaged in a 100-pin plastic molded QFP.

These single-chip microcomputers operate using sophisticated instructions featuring a high level of instruction efficiency. With 1 Mbyte of address space, they are capable of executing instructions at high speed. In addition, these microcomputers contain a multiplier and DMAC which combined with fast instruction processing capability, make it suitable for control of various OA, communication, and industrial equipment which requires high-speed arithmetic/ logic operations.

1.1 **Applications**

Audio, cameras, TV, home appliance, office/communications/portable/industrial equipment, etc.

M16C/30P Group 1. Overview

1.2 **Performance Outline**

Table 1.1 lists Performance Outline of M16C/30P Group.

Table 1.1 Performance Outline of M16C/30P Group

Item		Performance			
CPU	Number of Basic Instructions				
	Minimum Instruction	62.5ns(f(XIN)=16MHz, VCC1=VCC2=3.0 to 5.5V, no wait)			
	Execution Time	100ns(f(XIN)=10MHz, VCC1=VCC2=2.7 to 5.5V, no wait			
	Operation Mode	Single-chip, memory expansion and microprocessor			
		mode			
	Memory Space	1 Mbyte			
	Memory Capacity	See Table 1.2 Product List			
Peripheral	Port	Input/Output: 87 pins, Input: 1 pin			
Function	Multifunction Timer	Timer A: 16 bits x 3 channels,			
		Timer B: 16 bits x 3 channels			
	Serial Interface	1 channels			
		Clock synchronous, UART, I ² CBus ⁽¹⁾ , IEBus ⁽²⁾			
		2 channels			
		Clock synchronous, UART, I ² CBus ⁽¹⁾			
	A/D Converter	10-bit A/D converter: 1 circuit, 18 channels			
	DMAC	2 channels			
	CRC Calculation Circuit	CCITT-CRC			
	Watchdog Timer	15 bits x 1 channel (with prescaler)			
	Interrupt	Internal: 20 sources, External: 7 sources, Software: 4			
		sources, Priority level: 7 levels			
	Clock Generating Circuit	2 circuits			
		Main clock generation circuit (*),			
		Subclock generation circuit (*),			
		(*)Equipped with a built-in feedback resistor.			
Electric	Supply Voltage	VCC1=VCC2=3.0 to 5.5 V (f(XIN)=16MHz)			
Characteristics		VCC1=VCC2=2.7 to 5.5 V (f(XIN)=10MHz, no wait)			
	Power Consumption	10 mA (VCC1=VCC2=5V, f(XIN)=16MHz)			
		8 mA (VCC1=VCC2=3V, f(XIN)=10MHz)			
		1.8 μA (VCC1=VCC2=3V, f(XCIN)=32kHz, wait mode)			
		0.7 μA(VCC1=VCC2=3V, stop mode)			
One time flash version	Program Supply Voltage	3.3±0.3 V or 5.0±0.5 V			
Flash memory version	Program/Erase Supply Voltage	3.3±0.3 V or 5.0±0.5 V			
	Program and Erase Endurance	100 times (all area)			
Operating Ambi	ent Temperature	-20 to 85°C, -40 to 85°C			
Package		100-pin plastic mold QFP, LQFP			
		<u> </u>			

NOTES:

- 1. I^2C bus is a registered trademark of Koninklijke Philips Electronics N. V.
- 2. IEBus is a registered trademark of NEC Electronics Corporation.
- 3. Use the M16C/30P on VCC1 = VCC2.

M16C/30P Group 1. Overview

Table 1.5 Product Code of One Time Flash version, Flash Memory version, and ROM-less version for M16C/30P

			Interna	Operating	
	Product Code	Package	Program and Erase Endurance	Temperature Range	Ambient Temperature
One Time Flash	U3	Lead-	0	0°C to 60°C	-40°C to 85°C
version	U5	free			-20°C to 85°C
Flash Memory	U3	Lead-	100	0°C to 60°C	-40°C to 85°C
version	U5	free			-20°C to 85°C
ROM-less version	U3	Lead-	-	-	-40°C to 85°C
	U5	free			-20°C to 85°C

NOTES: The one time flash version can be written once only.




Figure 1.4 Marking Diagram of One Time Flash version, Flash Memory version, and ROM-less Version for M16C/30P (Top View)

Page 7 of 53

M16C/30P Group 1. Overview

1.5 Pin Configuration

Figures 1.5 to 1.6 show the pin configurations (top view).




Figure 1.5 Pin Configuration (Top View)

M16C/30P Group 1. Overview

Table 1.7 Pin Characteristics (2)

	able 1.7 Fill Characteristics (2)								
	No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART Pin	Analog Pin	Bus Control Pin	
FP	GP		D4 0					A19	
51 52	49 50		P4_3 P4_2					A19	
								A17	
53	51		P4_1						
54	52		P4_0					A16	
55	53		P3_7					A15	
56	54		P3_6					A14	
57	55 56		P3_5					A13 A12	
58 59	57		P3_4 P3_3					A12	
60	58		P3_3 P3_2					A10	
61	59		P3_2 P3_1					A9	
62	60	VCC2	F3_1					A9	
63	61	V002	P3_0					A8	
64	62	VSS	1 0_0					7.0	
65	63		P2_7					A7	
66	64		P2_6					A6	
67	65		P2_5					A5	
68	66		P2_4					A4	
69	67		P2_3					A3	
70	68		P2_2					A2	
71	69		P2_1					A1	
72	70		P2_0					A0	
73	71		P1_7					D15	
74	72		P1_6	ĪNT4				D14	
75	73		P1_5	ĪNT3				D13	
76	74		P1_4					D12	
77	75		P1_3					D11	
78	76		P1_2					D10	
79	77		P1_1					D9	
80	78		P1_0					D8	
81	79		P0_7				AN0_7	D7	
82	80		P0_6				AN0_6	D6	
83	81		P0_5				AN0_5	D5	
84	82		P0_4				AN0_4	D4	
85	83		P0_3				AN0_3	D3	
86	84		P0_2				AN0_2	D2	
87	85		P0_1				AN0_1	D1	
88	86		P0_0				AN0_0	D0	
89	87		P10_7	KI3			AN7		
90	88		P10_6	KI2			AN6		
91	89		P10_5	KI2 KI1			AN5		
92	90			KII					
			P10_4	KIU			AN4		
93	91 92		P10_3 P10_2				AN3 AN2		
94 95	93		P10_2 P10_1	-			AN2 AN1		
96	93	AVSS	1.10_1				AINI		
97	95	7.1000	P10_0	+			AN0		
98	96	VREF					7		
99	97	AVCC							
		7,00	D0 =				ADTE C		
100	98		P9_7				ADTRG		

M16C/30P Group 1. Overview

Pin Description (2) Table 1.9

Table 1.9	Fili Description	(2)	
Signal Name	Pin Name	I/O Type	Description
Main clock	XIN	I	I/O pins for the main clock generation circuit. Connect a ceramic
input			resonator or crystal oscillator between XIN and XOUT. To use the
Main clock	XOUT	0	external clock, input the clock from XIN and leave XOUT open.
output	VOIN		I/O mine for a sub-plant and illustration size if O and a sub-plant and illustration
Sub clock input	XCIN	I	I/O pins for a sub clock oscillation circuit. Connect a crystal oscillator between XCIN and XCOUT. To use the external clock, input the clock
Sub clock	XCOUT	0	from XCIN and leave XCOUT open.
output	7,0001		
Clock output	CLKOUT	0	The clock of the same cycle as fC, f8, or f32 is outputted.
INT interrupt	INT0 to INT4	ı	Input pins for the INT interrupt.
input			I mpet pine is the min menaph
NMI interrupt	NMI	I	Input pin for the NMI interrupt.
input			
Key input	KI0 to KI3	I	Input pins for the key input interrupt.
interrupt input			
Timer A	TA0OUT to	I/O	These are timer A0 to timer A2 I/O pins. (however, the output of
	TA2OUT		TA0OUT for the N-channel open drain output.)
	TA0IN to TA2IN	<u> </u>	These are timer A0 to timer A2 input pins.
Timer B	TB0IN to TB2IN	l	These are timer B0 to timer B2 input pins.
Serial interface	CTS0 to CTS2	I	These are send control input pins.
interiace	RTS0 to RTS2	0	These are receive control output pins.
	CLK0 to CLK2	I/O	These are transfer clock I/O pins.
	RXD0 to RXD2	1	These are serial data input pins.
	TXD0 to TXD2	0	These are serial data output pins. (however, TXD2 for the N-channel
		_	open drain output.)
.0.5	CLKS1	0	This is output pin for transfer clock output from multiple pins function.
I ² C mode	SDA0 to SDA2	I/O	These are serial data I/O pins. (however, SDA2 for the N-channel open drain output.)
	SCL0 to SCL2	I/O	These are transfer clock I/O pins. (however, SCL2 for the N-channel
	SCLO 10 SCL2	1/0	open drain output.)
Reference	VREF	I	Applies the reference voltage for the A/D converter.
voltage input			, in the second
A/D converter	AN0 to AN7,	I	Analog input pins for the A/D converter.
	AN0_0 to AN0_7		
	ADTRG	I	This is an A/D trigger input pin.
	ANEX0	I/O	This is the extended analog input pin for the A/D converter, and is the
			output in external op-amp connection mode.
	ANEX1	I	This is the extended analog input pin for the A/D converter.
I/O port	P0_0 to P0_7,	I/O	8-bit I/O ports in CMOS, having a direction register to select an input
	P1_0 to P1_7, P2_0 to P2_7,		or output. Each pin is set as an input port or output port. An input port can be set
	P3_0 to P3_7,		for a pull-up or for no pull-up in 4-bit unit by program. (however, P7_0
	P4_0 to P4_7,		and P7_1 for the N-channel open drain output.)
	P5_0 to P5_7,		_ ' ' '
	P6_0 to P6_7,		
	P7_0 to P7_7,		
	P9_0 to P9_7,		
	P9_0 to P9_7, P10_0 to P10_7	1/0	NO seeds hereign a service lead for setime to 20
	P9_0 to P9_7, P10_0 to P10_7 P8_0 to P8_4,	I/O	I/O ports having equivalent functions to P0.
Input port	P9_0 to P9_7, P10_0 to P10_7	I/O	I/O ports having equivalent functions to P0. Input pin for the NMI interrupt. Pin states can be read by the P8_5 bit

I : Input O : Output I/O : Input and output



2.8.8 Stack Pointer Select Flag (U Flag)

ISP is selected when the U flag is "0"; USP is selected when the U flag is "1".

The U flag is cleared to "0" when a hardware interrupt request is accepted or an INT instruction for software interrupt Nos. 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has priority greater than IPL, the interrupt is enabled.

2.8.10 Reserved Area

When write to this bit, write "0". When read, its content is indeterminate.



M16C/30P Group 3. Memory

3. Memory

Figure 3.1 is a Memory Map of the M16C/30P group. The address space extends the 1 Mbyte from address 00000h to FFFFFh.

The internal ROM is allocated in a lower address direction beginning with address FFFFh. For example, a 64-Kbyte internal ROM is allocated to the addresses from F0000h to FFFFFh.

The fixed interrupt vector table is allocated to the addresses from FFFDCh to FFFFFh. Therefore, store the start address of each interrupt routine here.

The internal RAM is allocated in an upper address direction beginning with address 00400h. For example, a 5-Kbyte internal RAM is allocated to the addresses from 00400h to 017FFh. In addition to storing data, the internal RAM also stores the stack used when calling subroutines and when interrupts are generated. The SFR is allocated to the addresses from 00000h to 003FFh. Peripheral function control registers are located here. Of the SFR, any area which has no functions allocated is reserved for future use and cannot be used by users.

The special page vector table is allocated to the addresses from FFE00h to FFFDBh. This vector is used by the JMPS or JSRS instruction. For details, refer to the M16C/60 and M16C/20 Series Software Manual.




Figure 3.1 Memory Map

M16C/30P Group 5. Electrical Characteristics

Table 5.3 A/D Conversion Characteristics (1)

Cumbal	Parame	to."		Managerina Condition		Standard	i	Unit
Symbol	Parame	ter	Measuring Condition		Min.	Тур.	Max.	Unit
_	Resolution		VREF=V	/cc			10	Bits
INL	Integral Non-Linearity Error	10bit	VREF= VCC= 5V	AN0 to AN7 input, AN0_0 to AN0_7 input, ANEX0, ANEX1 input			±5	LSB
			VREF= VCC= 3.3V	AN0 to AN7 input, AN0_0 to AN0_7 input, ANEX0, ANEX1 input			±7	LSB
		8bit	VREF=V	/cc=5V, 3.3V			±2	LSB
_	Absolute Accuracy	10bit	VREF= VCC= 5V	AN0 to AN7 input, AN0_0 to AN0_7 input, ANEX0, ANEX1 input			±5	LSB
			VREF= VCC =3.3V	AN0 to AN7 input, AN0_0 to AN0_7 input, ANEX0, ANEX1 input			±7	LSB
		8bit	VREF=V	/cc=5V, 3.3V			±2	LSB
-	Tolerance Level Impeda	ance				3		kΩ
DNL	Differential Non-Linearit	y Error					±2	LSB
-	Offset Error						±5	LSB
-	Gain Error						±5	LSB
RLADDER	Ladder Resistance		VREF=V	/cc	10		40	kΩ
tconv	10-bit Conversion Time Function Available	Sample & Hold	VREF=V	/cc=5V, φAD=10MHz	3.3			μS
tconv	8-bit Conversion Time, Function Available	Sample & Hold	VREF=V	/cc=5V, φAD=10MHz	2.8			μS
tsamp	Sampling Time				0.3			μS
VREF	Reference Voltage				3.0		Vcc	V
VIA	Analog Input Voltage				0		VREF	V

NOTES:

- 1. Referenced to Vcc=AVcc=VREF=3.3 to 5.5V, Vss=AVss=0V at T_{opr} = -20 to $85^{\circ}C$ / -40 to $85^{\circ}C$ unless otherwise specified.
- 2. ϕAD frequency must be 10 MHz or less.
- 3. When sample & hold function is disabled, ϕAD frequency must be 250 kHz or more, in addition to the limitation in Note 2.
- 4. When sample & hold function is enabled, φAD frequency must be 1MHz or more, in addition to the limitation in Note 2.

M16C/30P Group 5. Electrical Characteristics

Table 5.4 Flash Memory Version Electrical Characteristics (1)

Symbol	Parameter			Unit		
Symbol	Farameter		Min.	Тур.	Max.	Offic
_	Program and Erase Endurance (2)		100 ⁽³⁾			cycle
_	Word Program Time (Vcc1=5.0V)			25	200	μS
_	Lock Bit Program Time			25	200	μS
_	Block Erase Time	4-Kbyte block		0.3	4	S
_	(Vcc1=5.0V)	8-Kbyte block		0.3	4	S
_]	32-Kbyte block		0.5	4	S
_]	64-Kbyte block		0.8	4	s
tps	Flash Memory Circuit Stabilization Wait Time				15	μS
_	Data Hold Time (4)		10			year

NOTES:

- 1. Referenced to Vcc1=4.5 to 5.5V, 3.0 to 3.6V at Topr = 0 to 60 °C (U3, U5) unless otherwise specified.
- 2. Program and Erase Endurance refers to the number of times a block erase can be performed. If the program and erase endurance is 100, each block can be erased 100 times. For example, if a 4 Kbytes block A is erased after writing 1 word data 2,048 times, each to a different address, this counts as one program and erase endurance. Data cannot be written to the same address more than once without erasing the block. (Rewrite prohibited)
- 3. Maximum number of E/W cycles for which operation is guaranteed.
- 4. Topr = -40 to 85 °C (U3) / -20 to 85 °C (U5).

Table 5.5 Flash Memory Version Program / Erase Voltage and Read Operation Voltage **Characteristics**

Flash Program, Erase Voltage	Flash Read Operation Voltage
$VCC1 = 3.3 \pm 0.3 \text{ V or } 5.0 \pm 0.5 \text{ (Topr} = 0^{\circ}\text{C to } 60^{\circ}\text{C} \text{)}$	VCC1=2.7 to 5.5 V (Topr = -40°C to 85°C (U3)
	-20°C to 85°C (U5))

M16C/30P Group 5. Electrical Characteristics

Table 5.8 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Measuring Condition		Unit		
	Farameter		Min.	Тур.	Max.	Offic
td(P-R)	Time for Internal Power Supply Stabilization During Powering-On	Vcc=2.7V to 5.5V			2	ms
td(R-S)	STOP Release Time				1500	μS
td(W-S)	Low Power Dissipation Mode Wait Mode Release Time				1500	μS




Figure 5.1 Power Supply Circuit Timing Diagram

M16C/30P Group 5. Electrical Characteristics

VCC1=VCC2=5V

Electrical Characteristics(1) (1) Table 5.9

Symbol		Param	otor	Measuring Condition	Sta	andard		Unit
Symbol			ivieasuring Condition	Min.	Тур.	Max.	Offic	
Vон	HIGH P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7			IOH=-5mA	Vcc-2.0		Vcc	V
Vон	HIGH Output Voltage	P3_0 to P3_7, P4_0	to P1_7, P2_0 to P2_7, to P4_7, P5_0 to P5_7, to P7_7, P8_0 to P8_4, P8_6, 7, P10_0 to P10_7	ΙΟΗ=-200μΑ	Vcc-0.3		Vcc	V
Vон	HIGH Outpu	t Voltage XOUT	HIGHPOWER	IOH=-1mA	Vcc-2.0		Vcc	V
			LOWPOWER	IOH=-0.5mA	Vcc-2.0		Vcc	V
	HIGH Outpu	t Voltage XCOUT	HIGHPOWER	With no load applied		2.5		V
			LOWPOWER	With no load applied		1.6		V
VoL	LOW Output Voltage	P3_0 to P3_7, P4_0 P6_0 to P6_7, P7_0	to P1_7, P2_0 to P2_7, to P4_7, P5_0 to P5_7, to P7_7, P8_0 to P8_4, to P9_7, P10_0 to P10_7	IOL=5mA			2.0	٧
Vol	LOW Output Voltage	P3_0 to P3_7, P4_0 P6_0 to P6_7, P7_0	to P1_7, P2_0 to P2_7, to P4_7, P5_0 to P5_7, to P7_7, P8_0 to P8_4, to P9_7, P10_0 to P10_7	IOL=200μA			0.45	V
Vol	LOW Output	Voltage XOUT	HIGHPOWER	IOL=1mA			2.0	V
			LOWPOWER	IOL=0.5mA			2.0	V
	LOW Output	Voltage XCOUT	HIGHPOWER	With no load applied		0		V
			LOWPOWER	With no load applied		0		V
VT+-VT-	Hysteresis	CLK0 to CLK2, TA0	OIN to TB2IN, ADTRG, CTS0 to CTS2, OUT to TA2OUT, KI0 to KI3, L0 to SCL2, SDA0 to SDA2		0.2		1.0	V
VT+-VT-	Hysteresis	RESET			0.2		2.5	V
lін	HIGH Input Current	P3_0 to P3_7, P4_0	_ :	VI=5V			5.0	μА
lıL	LOW Input Current	P3_0 to P3_7, P4_0	_ :	VI=0V			-5.0	μА
RPULLUP	Pull-Up Resistance	P3_0 to P3_7, P4_0	to P1_7, P2_0 to P2_7, to P4_7, P5_0 to P5_7, to P7_7, P8_0 to P8_4, P8_6, 7, P10_0 to P10_7	Vi=0V	30	50	170	kΩ
RfXIN	Feedback R	esistance XIN				1.5		МΩ
RfXCIN	Feedback R	esistance XCIN				15		МΩ
VRAM	RAM Retent	ion Voltage		At stop mode	2.0			V

NOTES: 1. Referenced to Vcc1=Vcc2=4.2 to 5.5V, Vss = 0V at T_{opr} = -20 to 85° C / -40 to 85° C, f(XIN) =16MHz unless otherwise specified.

M16C/30P Group 5. Electrical Characteristics

VCC1=VCC2=5V

Timing Requirements

(VCC1 = VCC2 = 5V, VSS = 0V, at Topr = -20 to 85° C / -40 to 85° C unless otherwise specified)

Table 5.13 Timer A Input (Counter Input in Event Counter Mode)

Symbol	Parameter	Stan	Unit	
	Farameter	Min.	Max.	Offit
tc(TA)	TAilN Input Cycle Time	100		ns
tw(TAH)	TAilN Input HIGH Pulse Width	40		ns
tw(TAL)	TAilN Input LOW Pulse Width	40		ns

Table 5.14 Timer A Input (Gating Input in Timer Mode)

Symbol	Parameter	Stan	Unit	
	Farantelei	Min.	Max.	Offit
tc(TA)	TAilN Input Cycle Time	400		ns
tw(TAH)	TAilN Input HIGH Pulse Width	200		ns
tw(TAL)	TAilN Input LOW Pulse Width	200		ns

Table 5.15 Timer A Input (External Trigger Input in One-shot Timer Mode)

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Offit
tc(TA)	TAilN Input Cycle Time	200		ns
tw(TAH)	TAilN Input HIGH Pulse Width	100		ns
tw(TAL)	TAilN Input LOW Pulse Width	100		ns

Table 5.16 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Symbol	Parameter	Stan	Unit	
	Farameter	Min.	Max.	Offit
tw(TAH)	TAIIN Input HIGH Pulse Width	100		ns
tw(TAL)	TAilN Input LOW Pulse Width	100		ns

Table 5.17 Timer A Input (Counter Increment/Decrement Input in Event Counter Mode)

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Offit
tc(UP)	TAiOUT Input Cycle Time	2000		ns
tw(UPH)	TAiOUT Input HIGH Pulse Width	1000		ns
tw(UPL)	TAiOUT Input LOW Pulse Width	1000		ns
tsu(UP-TIN)	TAiOUT Input Setup Time	400		ns
th(TIN-UP)	TAiOUT Input Hold Time	400		ns

Table 5.18 Timer A Input (Two-phase Pulse Input in Event Counter Mode)

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Offic
tc(TA)	TAilN Input Cycle Time	800		ns
tsu(TAIN-TAOUT)	TAiOUT Input Setup Time	200		ns
tsu(TAOUT-TAIN)	TAilN Input Setup Time	200		ns

VCC1=VCC2=5V

Switching Characteristics

(VCC1 = VCC2 = 5V, VSS = 0V, at Topr = -20 to 85° C / -40 to 85° C unless otherwise specified)

Table 5.25 Memory Expansion and Microprocessor Modes (for setting with no wait)

Symbol Parameter	Darometer		Standard		Unit	
	Falametei		Min.	Max.	Offic	
td(BCLK-AD)	Address Output Delay Time			25	ns	
th(BCLK-AD)	Address Output Hold Time (in relation to BCLK)	1	-3		ns	
th(RD-AD)	Address Output Hold Time (in relation to RD)	1	0		ns	
th(WR-AD)	Address Output Hold Time (in relation to WR)	1	(NOTE 2)		ns	
td(BCLK-CS)	Chip Select Output Delay Time	1		25	ns	
th(BCLK-CS)	Chip Select Output Hold Time (in relation to BCLK)	1	-3		ns	
td(BCLK-ALE)	ALE Signal Output Delay Time	1		15	ns	
th(BCLK-ALE)	ALE Signal Output Hold Time	0	-4		ns	
td(BCLK-RD)	RD Signal Output Delay Time	See Figure 5.2		25	ns	
th(BCLK-RD)	RD Signal Output Hold Time	rigure 3.2	0		ns	
td(BCLK-WR)	WR Signal Output Delay Time	1		25	ns	
th(BCLK-WR)	WR Signal Output Hold Time		0		ns	
td(BCLK-DB)	Data Output Delay Time (in relation to BCLK)			40	ns	
th(BCLK-DB)	Data Output Hold Time (in relation to BCLK) (3)	1	4		ns	
td(DB-WR)	Data Output Delay Time (in relation to WR)		(NOTE 1)		ns	
th(WR-DB)	Data Output Hold Time (in relation to WR) (3)		(NOTE 2)		ns	
td(BCLK-HLDA)	HLDA Output Delay Time			40	ns	

NOTES:

1. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 40[ns]$$
 f(BCLK) is 12.5MHz or less.

2. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 10[ns]$$

3. This standard value shows the timing when the output is off, and does not show hold time of data bus.

Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.

Hold time of data bus is expressed in


$$t = -CR \times In (1-VoL / Vcc1)$$

by a circuit of the right figure.

For example, when Vol = 0.2Vcc1, C = 30pF, R = 1k Ω , hold time of output "L" level is

$$t = -30pF X 1k \Omega X In(1-0.2Vcc1 / Vcc1)$$

= 6.7 ns.






Figure 5.2 Ports P0 to P10 Measurement Circuit

VCC1=VCC2=5V

Switching Characteristics

(VCC1 = VCC2 = 5V, VSS = 0V, at Topr = -20 to 85° C / -40 to 85° C unless otherwise specified)

Table 5.26 Memory Expansion and Microprocessor Modes (for 1 wait setting and external area access)

Symbol	Parameter		Stan	dard	Unit
Syllibol	Farameter		Min.	Max.	Offic
td(BCLK-AD)	Address Output Delay Time			25	ns
th(BCLK-AD)	Address Output Hold Time (in relation to BCLK)		-3		ns
th(RD-AD)	Address Output Hold Time (in relation to RD)		0		ns
th(WR-AD)	Address Output Hold Time (in relation to WR)		(NOTE 2)		ns
td(BCLK-CS)	Chip Select Output Delay Time			25	ns
th(BCLK-CS)	Chip Select Output Hold Time (in relation to BCLK)		-3		ns
td(BCLK-ALE)	ALE Signal Output Delay Time			15	ns
th(BCLK-ALE)	ALE Signal Output Hold Time		-4		ns
td(BCLK-RD)	RD Signal Output Delay Time	See Figure 5.2		25	ns
th(BCLK-RD)	RD Signal Output Hold Time	I iguie 3.2	0		ns
td(BCLK-WR)	WR Signal Output Delay Time			25	ns
th(BCLK-WR)	WR Signal Output Hold Time		0		ns
td(BCLK-DB)	Data Output Delay Time (in relation to BCLK)			40	ns
th(BCLK-DB)	Data Output Hold Time (in relation to BCLK) (3)		4		ns
td(DB-WR)	Data Output Delay Time (in relation to WR)		(NOTE 1)		ns
th(WR-DB)	Data Output Hold Time (in relation to WR)(3)		(NOTE 2)		ns
td(BCLK-HLDA)	HLDA Output Delay Time			40	ns

NOTES:

1. Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5)x10^9}{f(BCLK)} - 40[ns] \qquad \text{n is "1" for 1-wait setting, f(BCLK) is 12.5MHz or less.}$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 10[ns]$$

3. This standard value shows the timing when the output is off, and does not show hold time of data bus.

Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.


Hold time of data bus is expressed in

t = -CR X In (1-VoL / Vcc1)

by a circuit of the right figure.

For example, when Vol = 0.2Vcc1, C = 30pF, R = 1k Ω , hold time of output "L" level is

t = -30pF X 1k Ω X In(1-0.2Vcc1 / Vcc1) = 6.7ns.



M16C/30P Group 5. Electrical Characteristics




Figure 5.7 Timing Diagram (5)

VCC1=VCC2=3V

Switching Characteristics

(VCC1 = VCC2 = 3V, VSS = 0V, at Topr = -20 to 85° C / -40 to 85° C unless otherwise specified)

Table 5.43 Memory Expansion and Microprocessor Modes (for setting with no wait)

Symbol	Parameter		Standard		Unit	
	Falametei		Min.	Max.	JOIIIL	
td(BCLK-AD)	Address Output Delay Time			30	ns	
th(BCLK-AD)	Address Output Hold Time (in relation to BCLK)		0		ns	
th(RD-AD)	Address Output Hold Time (in relation to RD)		0		ns	
th(WR-AD)	Address Output Hold Time (in relation to WR)		(NOTE 2)		ns	
td(BCLK-CS)	Chip Select Output Delay Time			30	ns	
th(BCLK-CS)	Chip Select Output Hold Time (in relation to BCLK)		0		ns	
td(BCLK-ALE)	ALE Signal Output Delay Time			25	ns	
th(BCLK-ALE)	ALE Signal Output Hold Time		-4		ns	
td(BCLK-RD)	RD Signal Output Delay Time	See Figure 5.8		30	ns	
th(BCLK-RD)	RD Signal Output Hold Time	rigure 3.0	0		ns	
td(BCLK-WR)	WR Signal Output Delay Time			30	ns	
th(BCLK-WR)	WR Signal Output Hold Time		0		ns	
td(BCLK-DB)	Data Output Delay Time (in relation to BCLK)			40	ns	
th(BCLK-DB)	Data Output Hold Time (in relation to BCLK) (3)		4		ns	
td(DB-WR)	Data Output Delay Time (in relation to WR)		(NOTE 1)		ns	
th(WR-DB)	Data Output Hold Time (in relation to WR) (3)		(NOTE 2)		ns	
td(BCLK-HLDA)	HLDA Output Delay Time			40	ns	

NOTES:

1. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 40[ns]$$
 f(BCLK) is 12.5MHz or less.

2. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 10[ns]$$

3. This standard value shows the timing when the output is off, and does not show hold time of data bus.

Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.

Hold time of data bus is expressed in


$$t = -CR \times In (1-VoL / Vcc1)$$

by a circuit of the right figure.

For example, when Vol = 0.2Vcc1, C = 30pF, R = 1k Ω , hold time of output "L" level is

$$t = -30pF X 1k \Omega X In(1-0.2Vcc1 / Vcc1)$$

= 6.7 ns.







Figure 5.8 Ports P0 to P10 Measurement Circuit

M16C/30P Group 5. Electrical Characteristics



Timing Diagram (5) Figure 5.13

Renesas Technology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Renesas lechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Notes:

 1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warrantes or representations with respect to the accuracy or completeness of the information in this document nor grants any license to any intellectual property girbs to any other rights of representations with respect to the information in this document in this document of the purpose of the respect of the information in this document in the product data, diagrams, charts, programs, algorithms, and application circuit examples.

 3. You should not use the products of the technology described in this document for the purpose of military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations, and procedures required to change without any plan protein. Before purchasing or using any Renesas products listed in this document, in the such procedure in the procedure of the description of the such and the procedure of the description of the such and the procedure of the description of the description of the such as the such and the procedure of the description of the such as the such and the procedure of the such and



RENESAS SALES OFFICES

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

L	