



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	M16C/30
Core Size	16-Bit
Speed	16MHz
Connectivity	I ² C, IEBus, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	87
Program Memory Size	96KB (96K x 8)
Program Memory Type	One Time Flash
EEPROM Size	-
RAM Size	5K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 18x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LFQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/m30302ggpgp-u3

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 1.3 **Product List (2)**

As of March 2007

Part No.	ROM Capacity	RAM Capacity	package code ⁽¹⁾	Remarks
M30302FAPFP	96 K + 4 Kbytes	5 Kbytes	PRQP0100JB-A	Flash memory
M30302FAPGP			PLQP0100KB-A	version ⁽²⁾
M30302FCPFP	128 K + 4 Kbytes		PRQP0100JB-A	
M30302FCPGP			PLQP0100KB-A	
M30302FEPFP	192 K + 4 Kbytes	6 Kbytes	PRQP0100JB-A	
M30302FEPGP			PLQP0100KB-A	
M30302SPFP	-	6 Kbytes	PRQP0100JB-A	ROM-less version
M30302SPGP			PLQP0100KB-A	

(D): Under development

(P): Under planning

NOTES:

1. Previous package codes are as follows.

PRQP0100JB-Ă : 100P6S-A, PLQP0100KB-A : 100P6Q-A

- 2. Block A (4-Kbytes space) is available in flash memory version.



Figure 1.2 Part No., Memory Size, and Package

Product Code

U1	Lead-free	-20°C to 85°C
U4		-40°C to 85°C
PRQP0100J	JB-A (100P6S-A)	
1. Standard	Renesas Mark	
M3 0 3	302MDP-X>	X X F P Part No. (See Figure 1.2 Part No., Memory Size, and Package)
A	AU1 XXXX	X X X Chip version, product code and date code
		Henceforth, whenever it changes a version, it continues with A B and C
0		U1 : Shows Product code. (See table 1.3 Product Code) XXXXXXX : Seven digits
2. Custome	er's Parts Number +	Renesas catalog name
M2.0.2		X X E D Port No. (See Figure 1.2 Part No. Memory Size and Package)
1013 0 3	502 IVI D F - X /	A U 1 —— Chip version and product code
N	M16C XXXX	X X X X A Shows chip version. Henceforth, whenever it changes a version,
0		U1 : Shows Product code. (See table 1.3 Product Code)
		Date code seven digits
PLQP0100k	(B-A (100P6Q-A)	
1 Standard		
	MAGO	
M	30302MDP	— Part No. (See Figure 1.2 Part No., Memory Size, and Package)
		- Chin version, product code and date code
		A : Shows chip version.
0		it continues with A, B, and C.
		XXXXXXX : Seven digits
2. Custome	er's Parts Number +	Renesas catalog name
	30302000	— Part No. (See Figure 1.2 Part No., Memory Size and Package)
A U 1	- XXXGP	- Chip version and product code
M 1 6 C	xxxxxx	A : Shows chip version. Henceforth, whenever it changes a version, it continues with A B and C
0		U1 : Shows Product code. (See table 1.3 Product Code)
·		— Date code seven digits
NOTES:		
1. Refer	r to the mark specif	ication form for details of the Mask ROM version marking.
ure 1 3	Marking Diagra	am of Mask ROM Version for M16C/30P (Top View)

Table 1.4	Product Code of MASK ROM version for M16C/30P

Operating Ambient Temperature

Package

Table 1.5Product Code of One Time Flash version, Flash Memory version, and ROM-less
version for M16C/30P

			Interna	Operating	
	Product Code	Package	Program and Erase Endurance	Temperature Range	Ambient Temperature
One Time Flash	U3	Lead-	0	0°C to 60°C	-40°C to 85°C
version	U5	free			-20°C to 85°C
Flash Memory	U3	Lead-	100	0°C to 60°C	-40°C to 85°C
version	U5	free			-20°C to 85°C
ROM-less version	U3	Lead-	_	-	-40°C to 85°C
	U5	free			-20°C to 85°C

NOTES: The one time flash version can be written once only.





1.5 Pin Configuration

Figures 1.5 to 1.6 show the pin configurations (top view).



Figure 1.5 Pin Configuration (Top View)

RENESAS

Special Function Register (SFR) 4.

SFR(Special Function Register) is the control register of peripheral functions. Tables 4.1 to 4.5 list the SFR information.

Addrooo	Degister	Cumphial	After Deest
Address	Register	Symbol	Aller Resel
0000h			
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0 (2)	PMO	0000000b(CNIVSS pip is "L")
000411		FIVIO	00000000000(CNV33 pin is "H")
000Eb	Dragonar Mada Dagiatar 1	DM4	007770705
00050		PIVII	duxuxxuu
0006h	System Clock Control Register 0	CM0	01001000b
0007h	System Clock Control Register 1	CM1	0010000b
0008h	Chip Select Control Register	CSR	0000001b
0009h	Address Match Interrupt Enable Register	AIFR	XXXXXX00b
0000h	Protost Register	DRCP	XX000000b
000A11		FRUK	2000000
000Bh			
000Ch			
000Dh			
000Eh	Watchdog Timer Start Register	WDTS	XXh
000Eb	Watchdog Timer Control Register	WDC	00XXXXXX
0010h	Address Match Interrupt Degister 0	PMAD0	00h
00101	Address Match Interrupt Register 0	RIVIADO	0011
0011h			UUn
0012h			X0h
0013h			
0014h	Address Match Interrupt Register 1	RMAD1	00h
0015h	· · · · · · · · · · · · · · · · · · ·		00h
00101			Xoh
00160			XUN
0017h			
0018h			
0019h			
001Ah			
001Bh			
001Dh			
001Ch			
001Dh			
001Eh			
001Fh			
0020h	DMA0 Source Pointer	SAR0	XXh
0021h		0.1 10	YYh
002111			
0022h			XXh
0023h			
0024h	DMA0 Destination Pointer	DAR0	XXh
0025h			XXh
0026b			XXh
0020h			7001
002711		TODA	200
0028n	DiviAu Transfer Counter	TCRU	XXN
0029h			XXh
002Ah			
002Bh			1
002Ch	DMA0 Control Register	DMOCON	000000000
00206		51100011	00000000
002011			
002En			
002Fh			
0030h	DMA1 Source Pointer	SAR1	XXh
0031h			XXh
0032h			XXh
00325			7931
003311		DAD4	
0034n	DiviAT Destination Pointer	DAR1	XXN
0035h			XXh
0036h			XXh
0037h		1	
00385	DMA1 Transfer Counter	TCP1	XXP
00301		IUNI	
00390			^^!!
003Ah			
003Bh			
003Ch	DMA1 Control Register	DM1CON	00000X00b
003Db			
003Eh			
003EN			Į
003Fn			1

SFR Information (1)⁽¹⁾ Table 4.1

NOTES:

The blank areas are reserved and cannot be accessed by users.
 The PM00 and PM01 bits do not change at software reset.

X : Nothing is mapped to this bit



5. Electrical Characteristics

Symbol		Parameter	Condition	Rated Value	Unit
Vcc	Supply Voltage	e(VCC1=VCC2)	Vcc1=Vcc2=AVcc	-0.3 to 6.5	V
AVcc	Analog Supply	Voltage	Vcc1=Vcc2=AVcc	-0.3 to 6.5	V
Vı	Input Voltage	RESET, CNVSS, BYTE, P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, VREF, XIN		–0.3 to Vcc+0.3	V
		P7_0, P7_1		-0.3 to 6.5	V
Vo	Output Voltage	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, XOUT		–0.3 to Vcc+0.3	V
		P7_0, P7_1		-0.3 to 6.5	V
Pd	Power Dissipat	tion	–40°C <topr≦85°c< td=""><td>300</td><td>mW</td></topr≦85°c<>	300	mW
Topr	Operating Ambient	When the Microcomputer is Operating		-20 to 85 / -40 to 85	°C
	Temperature	One Time Flash Program Erase		0 to 60	
		Flash Program Erase		0 to 60	
Tstg	Storage Tempe	erature		-65 to 150	°C

Symbol	Daramatar		Standard			Lloit
Symbol		Falameter			Max.	Unit
Vcc	Supply Voltage (Vcc1=Vcc2)			5.0	5.5	V
AVcc	Analog Supply Voltage			Vcc		V
Vss	Supply Voltage			0		V
AVss	Analog Supply Vo	oltage		0		V
Viн	HIGH Input	P3_1 to P3_7, P4_0 to P4_7, P5_0 to P5_7	0.8Vcc		Vcc	V
	Voltage	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 (during single-chip mode)	0.8Vcc		Vcc	V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 (data input during memory expansion and microprocessor mode)	0.5Vcc		Vcc	V
		P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, XIN, RESET, CNVSS, BYTE	0.8Vcc		Vcc	V
		P7_0, P7_1	0.8Vcc		6.5	V
VIL	LOW Input	P3_1 to P3_7, P4_0 to P4_7, P5_0 to P5_7	0		0.2Vcc	V
	Voltage	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 (during single-chip mode)	0		0.2Vcc	V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 (data input during memory expansion and microprocessor mode)	0		0.16Vcc	V
		P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, XIN, RESET, CNVSS, BYTE	0		0.2Vcc	V
IOH(peak)	HIGH Peak Output Current	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7			-10.0	mA
IOH(avg)	HIGH Average Output Current	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7			-5.0	mA
IOL(peak)	LOW Peak Output Current	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7			10.0	mA
IOL(avg)	LOW Average Output Current	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7			5.0	mA
f(XIN)	Main Clock Input	VCC=3.0V to 5.5V	0		16	MHz
	Oscillation Frequency ⁽⁴⁾	VCC=2.7V to 3.0V	0		20×Vcc1-44	MHz
f(XCIN)	Sub-Clock Oscilla	tion Frequency		32.768	50	kHz
f(BCLK)	CPU Operation C	lock	0		16	MHz

Table 5.2	Recommended	Operating	Conditions	(1)

NOTES:

1. Referenced to Vcc1 = Vcc2 = 2.7 to 5.5V at Topr = -20 to 85°C / -40 to 85°C unless otherwise specified.

2. The Average Output Current is the mean value within 100ms.

The total IoL(peak) for ports P0, P1, P2, P8_6, P8_7, P9 and P10 must be 80mA max. The total IoL(peak) for ports P3, P4, P5, P6, P7 and P8_0 to P8_4 must be 80mA max. The total IOH(peak) for ports P0, P1, and P2 must be -40mA max. The total IOH(peak) for ports P3, P4 and P5 must be -40mA max. The total IOH(peak) for ports P6, P7, and P8_0 to P8_4 must be -40mA max.

The total IOH(peak) for ports P8_6, P8_7 and P9 must be -40mA max. Set Average Output Current to 1/2 of peak.

4. Relationship between main clock oscillation frequency, and supply voltage.

Main clock input oscillation frequency





Symbol	Parameter		Standard			Lloit
Symbol			Min.	Тур.	Max.	Unit
-	Program and Erase Endurance ⁽²⁾					cycle
-	Word Program Time (Vcc1=5.0V)			25	200	μs
-	Lock Bit Program Time			25	200	μs
—	Block Erase Time	4-Kbyte block		0.3	4	S
-	(Vcc1=5.0V)	8-Kbyte block		0.3	4	S
-		32-Kbyte block		0.5	4	S
-		64-Kbyte block		0.8	4	S
tPS	Flash Memory Circuit Stabilization Wait Time				15	μS
—	Data Hold Time ⁽⁴⁾		10			year

Table 5.4 Flash Memory Version Electrical Characteristics (1)

NOTES:

1. Referenced to Vcc1=4.5 to 5.5V, 3.0 to 3.6V at Topr = 0 to 60 °C (U3, U5) unless otherwise specified.

2. Program and Erase Endurance refers to the number of times a block erase can be performed.

If the program and erase endurance is 100, each block can be erased 100 times. For example, if a 4 Kbytes block A is erased after writing 1 word data 2,048 times, each to a different address, this counts as one program and erase endurance. Data cannot be written to the same address more than once without erasing the block.

(Rewrite prohibited)3. Maximum number of E/W cycles for which operation is guaranteed.

4. Topr = -40 to 85 °C (U3) / -20 to 85 °C (U5).

Table 5.5Flash Memory Version Program / Erase Voltage and Read Operation Voltage
Characteristics

Flash Program, Erase Voltage	Flash Read Operation Voltage
VCC1 = 3.3 ± 0.3 V or 5.0 ± 0.5 (Topr = 0°C to 60°C)	VCC1=2.7 to 5.5 V (Topr = -40°C to 85°C (U3)
	-20°C to 85°C (U5))

Symbol	Parameter	Measuring Condition		Linit		
	Falanielei		Min.	Тур.	Max.	Unit
td(P-R)	Time for Internal Power Supply Stabilization During Powering-On	Vcc=2.7V to 5.5V			2	ms
td(R-S)	STOP Release Time				1500	μS
td(W-S)	Low Power Dissipation Mode Wait Mode Release Time				1500	μS

Table 5.8	Power Supply Circuit Timing Characteristics
-----------	---



Figure 5.1 Power Supply Circuit Timing Diagram

Symbol	Symbol Parameter		Measuring Condition		Standard		Unit	
Symbol	Falamen	EI	Ivieas		Min.	Тур.	Max.	Unit
Icc	Power Supply Current (Vcc1=Vcc2=4.0V to 5.5V)	In single-chip mode, the output	Mask ROM	f(XIN)=16MHz No division		10	15	mA
		pins are open and other pins are Vss	One Time Flash	f(XIN)=16MHz, No division		10	18	mA
			Flash Memory	f(XIN)=16MHz, No division		12	18	mA
			One Time Flash	f(XIN)=10MHz, VCC1=5.0V		15		mA
			Flash Memory Program	f(XIN)=10MHz, VCC1=5.0V		15		mA
			Flash Memory Erase	f(XIN)=10MHz, VCC1=5.0V		25		mA
Mask ROM One Time Flash	Mask ROM	f(XCIN)=32kHz Low power dissipation mode, ROM ⁽³⁾		25		μΑ		
	One Time Flash	f(XCIN)=32kHz Low power dissipation mode, RAM ⁽³⁾		25		μΑ		
		f(XCIN)=32kHz Low power dissipation mode, Flash Memory ⁽³⁾		350		μΑ		
			Flash Memory	f(XCIN)=32kHz Low power dissipation mode, RAM ⁽³⁾		25		μΑ
				f(XCIN)=32kHz Low power dissipation mode, Flash Memory ⁽³⁾		420		μΑ
	Mask ROM One Time Flash	f(XCIN)=32kHz Wait mode ⁽²⁾ , Oscillation capability High		7.5		μΑ		
			Thas in womony	f(XCIN)=32kHz Wait mode ⁽²⁾ , Oscillation capability Low		2.0		μΑ
				Stop mode Topr =25°C		0.8	3.0	μΑ

Table 5.10 Electrical Characteristics (2) (1)

NOTES:
1. Referenced to Vcc1=Vcc2=4.2 to 5.5V, Vss = 0V at Topr = -20 to 85°C / -40 to 85°C, f(XIN)=16MHz unless otherwise specified.
2. With one timer operated using fC32.
3. This indicates the memory in which the program to be executed exists.

VCC1=VCC2=5V

Timing Requirements

(VCC1 = VCC2 = 5V, VSS = 0V, at Topr = -20 to 85°C / -40 to 85°C unless otherwise specified)

Table 5.13 Timer A Input (Counter Input in Event Counter Mode)

Symbol	Parameter	Standard Min. Max.	Lloit	
	Farameter		Max.	Offic
tc(TA)	TAilN Input Cycle Time	100		ns
tw(TAH)	TAilN Input HIGH Pulse Width	40		ns
tw(TAL)	TAIIN Input LOW Pulse Width	40		ns

Table 5.14 Timer A Input (Gating Input in Timer Mode)

Symbol	Parameter	Standard Min. Max.	Lloit	
	Farameter		Max.	Offic
tc(TA)	TAiIN Input Cycle Time	400		ns
tw(TAH)	TAIIN Input HIGH Pulse Width	200		ns
tw(TAL)	TAIIN Input LOW Pulse Width	200		ns

Table 5.15 Timer A Input (External Trigger Input in One-shot Timer Mode)

Symbol	Parameter	Stan	Standard	Unit
	Falameter	Min. Max.	Unit	
tc(TA)	TAilN Input Cycle Time	200		ns
tw(TAH)	TAilN Input HIGH Pulse Width	100		ns
tw(TAL)	TAilN Input LOW Pulse Width	100		ns

Table 5.16 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Symbol	Baramatar	Standard		Linit
	Farameter	Min.	Max.	Onit
tw(TAH)	TAIIN Input HIGH Pulse Width	100		ns
tw(TAL)	TAIIN Input LOW Pulse Width	100		ns

Table 5.17 Timer A Input (Counter Increment/Decrement Input in Event Counter Mode)

Symbol	Baramatar	Standard Min. Max.	Unit	
	Farameter		Onit	
tc(UP)	TAiOUT Input Cycle Time	2000		ns
tw(UPH)	TAiOUT Input HIGH Pulse Width	1000		ns
tw(UPL)	TAiOUT Input LOW Pulse Width	1000		ns
tsu(UP-TIN)	TAiOUT Input Setup Time	400		ns
th(TIN-UP)	TAiOUT Input Hold Time	400		ns

Table 5.18 Timer A Input (Two-phase Pulse Input in Event Counter Mode)

Symbol	Parameter	Standard	Unit	
	Falanielei	Min.	Max.	Onit
tc(TA)	TAiIN Input Cycle Time	800		ns
tsu(TAIN-TAOUT)	TAiOUT Input Setup Time	200		ns
tsu(TAOUT-TAIN)	TAiIN Input Setup Time	200		ns

RENESAS

VCC1=VCC2=5V

Timing Requirements

(VCC1 = VCC2 = 5V, VSS = 0V, at Topr = -20 to 85°C / -40 to 85°C unless otherwise specified)

Table 5.19 Timer B Input (Counter Input in Event Counter Mode)

Symbol	Parameter	Star	ndard	Unit
	Falanetei	Min.	Max.	
tc(TB)	TBilN Input Cycle Time (counted on one edge)	100		ns
tw(TBH)	TBiIN Input HIGH Pulse Width (counted on one edge)	40		ns
tw(TBL)	TBilN Input LOW Pulse Width (counted on one edge)	40		ns
tc(TB)	TBilN Input Cycle Time (counted on both edges)	200		ns
tw(TBH)	TBilN Input HIGH Pulse Width (counted on both edges)	80		ns
tw(TBL)	TBilN Input LOW Pulse Width (counted on both edges)	80		ns

Table 5.20 Timer B Input (Pulse Period Measurement Mode)

Symbol	Parameter	Standard	Lloit	
	Falanetei	Min.	Max.	Onit
tc(TB)	TBiIN Input Cycle Time	400		ns
tw(TBH)	TBilN Input HIGH Pulse Width	200		ns
tw(TBL)	TBiIN Input LOW Pulse Width	200		ns

Table 5.21 Timer B Input (Pulse Width Measurement Mode)

Symbol	Parameter	Standard		Lloit	
	Farameter	Min. Max.	Onit		
tc(TB)	TBiIN Input Cycle Time	400		ns	
tw(TBH)	TBilN Input HIGH Pulse Width	200		ns	
tw(TBL)	TBiIN Input LOW Pulse Width	200		ns	

Table 5.22 A/D Trigger Input

Symbol	Parameter	Stan	Linit	
		Min.	Max.	Offic
tc(AD)	ADTRG Input Cycle Time	1000		ns
tw(ADL)	ADTRG input LOW Pulse Width	125		ns

Table 5.23 Serial Interface

Symbol	Parameter	Standard		Linit
	Falameter	Min.	Max.	Offic
tc(CK)	CLKi Input Cycle Time	200		ns
tw(CKH)	CLKi Input HIGH Pulse Width	100		ns
tw(CKL)	CLKi Input LOW Pulse Width	100		ns
td(C-Q)	TXDi Output Delay Time		80	ns
th(C-Q)	TXDi Hold Time	0		ns
tsu(D-C)	RXDi Input Setup Time	70		ns
th(C-D)	RXDi Input Hold Time	90		ns

Table 5.24 External Interrupt INTi Input

Symbol	Parameter	Stan	Lloit	
		Min.	Max.	Onit
tw(INH)	INTi Input HIGH Pulse Width	250		ns
tw(INL)	INTi Input LOW Pulse Width	250		ns







VCC1=VCC2=3V

Timing Requirements

(VCC1 = VCC2 = 3V, VSS = 0V, at Topr = -20 to 85°C / -40 to 85°C unless otherwise specified)

Table 5.29 External Clock Input (XIN input)

Symbol	Baramatar	Stan	Linit	
Symbol	Falantelei	Min.	Max.	Offic
tc	External Clock Input Cycle Time	(NOTE 2)		ns
tw(H)	External Clock Input HIGH Pulse Width	(NOTE 3)		ns
tw(L)	External Clock Input LOW Pulse Width	(NOTE 3)		ns
tr	External Clock Rise Time		(NOTE 4)	ns
tr	External Clock Fall Time		(NOTE 4)	ns

NOTES:

- 1. The condition is Vcc1=Vcc2=2.7 to 3.0V.
- 2. Calculated according to the Vcc1 voltage as follows:

$$\frac{10^{-6}}{20 \times Vcc_{1} - 44}$$
 [ns]

3. Calculated according to the Vcc1 voltage as follows:

$$\frac{10^{-6}}{20 \times Vcc_{1}-44} \times 0.4$$
 [ns]

4. Calculated according to the VCC1 voltage as follows: $-10 \times Vcc1 + 45$ [ns]

Table 5.30 Memory Expansion Mode and Microprocessor Mode

Symbol	Parameter	Standard		Linit
	Falameter	Min.	Max.	Offic
tac1(RD-DB)	Data Input Access Time (for setting with no wait)		(NOTE 1)	ns
tac2(RD-DB)	Data Input Access Time (for setting with wait)		(NOTE 2)	ns
tsu(DB-RD)	Data Input Setup Time	50		ns
tsu(RDY-BCLK)	RDY Input Setup Time	40		ns
tsu(HOLD-BCLK)	HOLD Input Setup Time	50		ns
th(RD-DB)	Data Input Hold Time	0		ns
th(BCLK-RDY)	RDY Input Hold Time	0		ns
th(BCLK-HOLD)	HOLD Input Hold Time	0		ns

NOTES:

1. Calculated according to the BCLK frequency as follows:

2. Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5)x10^9}{f(BCLK)} - 60[ns]$$
 n is "2" for 1-wait setting

VCC1=VCC2=3V

Timing Requirements

(VCC1 = VCC2 = 3V, VSS = 0V, at Topr = -20 to 85° C / -40 to 85° C unless otherwise specified)

Table 5.37 Timer B Input (Counter Input in Event Counter Mode)

Symbol	Derometer	Standard		Lipit
	Falanetei	Min.	Max.	Offic
tc(TB)	TBilN Input Cycle Time (counted on one edge)	150		ns
tw(TBH)	TBiIN Input HIGH Pulse Width (counted on one edge)	60		ns
tw(TBL)	TBilN Input LOW Pulse Width (counted on one edge)	60		ns
tc(TB)	TBilN Input Cycle Time (counted on both edges)	300		ns
tw(TBH)	TBilN Input HIGH Pulse Width (counted on both edges)	120		ns
tw(TBL)	TBilN Input LOW Pulse Width (counted on both edges)	120		ns

Table 5.38 Timer B Input (Pulse Period Measurement Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	Onit
tc(TB)	TBiIN Input Cycle Time	600		ns
tw(TBH)	TBilN Input HIGH Pulse Width	300		ns
tw(TBL)	TBiIN Input LOW Pulse Width	300		ns

Table 5.39 Timer B Input (Pulse Width Measurement Mode)

Symbol	Parameter	Stan	Linit	
		Min.	Max.	Onit
tc(TB)	TBiIN Input Cycle Time	600		ns
tw(TBH)	TBiIN Input HIGH Pulse Width	300		ns
tw(TBL)	TBiIN Input LOW Pulse Width	300		ns

Table 5.40 A/D Trigger Input

Symbol	Parameter	Stan	Linit	
		Min.	Max.	Onit
tc(AD)	ADTRG Input Cycle Time	1500		ns
tw(ADL)	ADTRG Input LOW Pulse Width	200		ns

Table 5.41 Serial Interface

Symbol	Parameter	Standard		Linit
	Falameter	Min.	Max.	Offic
tc(CK)	CLKi Input Cycle Time	300		ns
tw(CKH)	CLKi Input HIGH Pulse Width	150		ns
tw(CKL)	CLKi Input LOW Pulse Width	150		ns
td(C-Q)	TXDi Output Delay Time		160	ns
th(C-Q)	TXDi Hold Time	0		ns
tsu(D-C)	RXDi Input Setup Time	100		ns
th(C-D)	RXDi Input Hold Time	90		ns

Table 5.42 External Interrupt INTi Input

Symbol	Parameter	Stan	Linit	
		Min.	Max.	Onit
tw(INH)	INTi Input HIGH Pulse Width	380		ns
tw(INL)	INTi Input LOW Pulse Width	380		ns



VCC1=VCC2=3V

Switching Characteristics

(VCC1 = VCC2 = 3V, VSS = 0V, at Topr = -20 to 85° C / -40 to 85° C unless otherwise specified)

Symbol	Derometor		Standard		Lloit	
Symbol	Falameter		Min.	Max.	Unit	
td(BCLK-AD)	Address Output Delay Time			30	ns	
th(BCLK-AD)	Address Output Hold Time (in relation to BCLK)		0		ns	
th(RD-AD)	Address Output Hold Time (in relation to RD)	0		ns		
th(WR-AD)	Address Output Hold Time (in relation to WR)	(NOTE 2)		ns		
td(BCLK-CS)	Chip Select Output Delay Time			30	ns	
th(BCLK-CS)	Chip Select Output Hold Time (in relation to BCLK)		0		ns	
td(BCLK-ALE)	ALE Signal Output Delay Time			25	ns	
th(BCLK-ALE)	ALE Signal Output Hold Time	See Figure 5.8	-4		ns	
td(BCLK-RD)	RD Signal Output Delay Time			30	ns	
th(BCLK-RD)	RD Signal Output Hold Time		0		ns	
td(BCLK-WR)	WR Signal Output Delay Time			30	ns	
th(BCLK-WR)	WR Signal Output Hold Time		0		ns	
td(BCLK-DB)	Data Output Delay Time (in relation to BCLK)			40	ns	
th(BCLK-DB)	Data Output Hold Time (in relation to BCLK) ⁽³⁾	-	4		ns	
td(DB-WR)	Data Output Delay Time (in relation to WR)		(NOTE 1)		ns	
th(WR-DB)	Data Output Hold Time (in relation to WR) ⁽³⁾]	(NOTE 2)		ns	
td(BCLK-HLDA)	HLDA Output Delay Time]		40	ns	

NOTES:

1. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 40[ns] \qquad \qquad f(BCLK) \text{ is } 12.5 \text{MHz or less.}$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} = 10[ns]$$

3. This standard value shows the timing when the output is off, and does not show hold time of data bus. Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value. Hold time of data bus is expressed in $t = -CR X \ln (1-VoL / VCc1)$ by a circuit of the right figure. For example, when VoL = 0.2Vcc1, C = 30pF, R = 1k\Omega, hold time of output "L" level is







Figure 5.8 Ports P0 to P10 Measurement Circuit

REVISION HISTORY

M16C/30P Group Datasheet

Rev.	Date	Description			
		Page	Summary		
		44	Figure 5.12 Timing Diagram (4) is added.		
		45	Figure 5.13 Timing Diagram (5) is added.		
1.10	Oct 01, 2005	2	Table 1.1 Performance Outline of M16C/30P Group is partly revised.		
		4	Table 1.2 Product List is partly revised.		
			Figure 1.2 Type No., Memory Size, and Package is partly revised.		
		5	Table 1.3 Product Code of Mask ROM version Version for M16C/30P is added.		
			Figure 1.3 Marking Diagram of Mask ROM Version for M16C/30P is added.		
		6	Figure 1.4 Marking Diagram of ROM -less Version for M16C/30P is added.		
		6	Table 1.4 Product Code of ROM-less version for M16C/30P is added.		
		16	Figure 3.1 Memory Map is partly added.		
		23	Table 5.2 information is revised.		
1.11	May 31, 2006	4	1.4 Product List information is revised.		
	-		Table 1.2 Product List is partly revised.		
		5	Figure 1.2 Type No., Memory Size, and Package is partly added.		
		7	Table 1.4 Product Code of Flash Memory version and ROM-less version for M16C/30P is partly revised.		
			Figure 1.4 Marking Diagram of Flash Memory version and ROM-less Version for M16C/30P (Top View) is partly added.		
		17	3. Memory information is revised.		
			Figure 3.1 Memory Map is partly revised.		
		18	Table 4.1 SFR Information(1) is partly revised.		
		19	Table 4.2 SFR Information(2) is partly added.		
		23	Table 5.1 Absolute Maximum Ratings information is revised.		
		26	Table 5.4 Flash Memory Version Electrical Characteristics is added.		
			Table 5.5 Flash Memory Version Program / Erase Voltage and Read		
		28	Table 5.7 Electrical Characteristics(1) is partly deleted.		
		29	Table 5.8 Electrical Characteristics (2) is partly revised.		
		33	Table 5.23 Memory Expansion and Microprocessor Modes NOTES 3 is partly revised.		
		34	Table 5.24 Memory Expansion and Microprocessor Modes		
		40	Table 5.25 Electrical Characteristics (1) is partly deleted.		
		41	Table 5.26 Electrical Characteristics (2) is partly revised.		
		45	Table 5.41 Memory Expansion and Microprocessor Modes NOTES 3 is partly revised.		
		46	Table 5.42 Memory Expansion and Microprocessor Modes NOTES 3 is partly revised.		

REVISION HISTORY			RY	M16C/30P Group Datasheet		
Rev. Date	Data	Description				
	Dale	Page		Summary		
1.20	Oct 17, 2006	1	Note is partly deleted.			
		2	Table 1.1 Performance Outline of M16C/30P Group is partly added.			
		4	Table 1.2 Product List is partly revised.			
		5	Figure 1.2 Type No., Memory Size, and Package is added.			
		7	Table 1.4 Product Code of One Time Flash version, Flash Memory ver- sion, and ROM-less version for M16C/30P is partly added.			
		17	Figure 3.1 Memory Map is partly added.			
		19	Table 4.2 SFR Information (2) is partly added.			
		23	Table 5.1 Absolute Maximum Ratings is partly added.Table 5.6 One Time Flash Version Electrical Characteristics andTable 5.7 One Time Flash Version Program Voltage and Read OperationVoltage Characteristics is added.			
		27				
		30	Table 5.10	D Electrical Characteristics (2) is partly added.		
	42 Table 5.28 Electrical Characteristics (2) is partly a		3 Electrical Characteristics (2) is partly added.			
1.21	Nov 02 2006	7	Table 1.4 Product Code of One Time Flash version, Flash Memoryversion, and ROM-less version for M16C/30P is partly revised.			
1.22	Mar 30, 2007	4	Table 1.2 Product List (1) is partly revised.			
		5	5 Table 1.3 Product List (2) is partly revised.			
19 Table 4.2 SFR Information (2) is partly re		SFR Information (2) is partly revised.				

RenesasTechnology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Benesas lechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
 Pines
 This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information in this document.
 This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for the intersect on the information in this document.
 The document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for the tendology described in this document.
 The order data. diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date their document on or the purpose of any other military use. When exporting the products or the tendology described herein, you should follow the applicable export control laws and regulations, and proceedures required by such laws and regulations.
 All information included in this document, but has product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date their document, when the set of the date their document, we applicable export on the date their document in the date their document.
 Renesas has used reasonable care in compiling the information in this document, but Renesas assumes no liability whatsoever for any damages incurred as a set desconding application size and set applicability of the total system before deciding about the applicability of their uses as set or any damages incurred as a set of their document.
 When using or otherwise reliability of the total system before deciding about the applicability of their date in the document.
 When using or otherwise reliability of the sets applicability of their docume



RENESAS SALES OFFICES

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

http://www.renesas.com