

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details | |
|----------------------------|--|
| Product Status | Obsolete |
| Core Processor | M16C/60 |
| Core Size | 16-Bit |
| Speed | 16MHz |
| Connectivity | I ² C, IEBus, UART/USART |
| Peripherals | DMA, POR, PWM, WDT |
| Number of I/O | 85 |
| Program Memory Size | - |
| Program Memory Type | ROMIess |
| EEPROM Size | - |
| RAM Size | 6K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V |
| Data Converters | A/D 18x10b |
| Oscillator Type | External |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 100-LQFP |
| Supplier Device Package | 100-LFQFP (14x14) |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/m30302spgp-u3 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
 of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
 No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
 of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

M16C/30P Group 1. Overview

1.3 Block Diagram

Figure 1.1 is a M16C/30P Group Block Diagram.




Figure 1.1 M16C/30P Group Block Diagram

M16C/30P Group 1. Overview

1.4 Product List

Table 1.2 lists the M16C/30P group products and Figure 1.2 shows the Part No., Memory Size, and Package. Table 1.4 lists Product Code of MASK ROM version for M16C/30P. Figure 1.3 shows the Marking Diagram of Mask ROM Version for M16C/30P (Top View). Table 1.5 lists Product Code of One Time Flash version, Flash Memory version, and ROM-less version for M16C/30P. Figure 1.4 shows the Marking Diagram of One Time Flash version, Flash Memory version, and ROM-less Version for M16C/30P (Top View). Please specify the marking for M16C30P (MASK ROM version) when placing an order for ROM.

Table 1.2 Product List (1)

As of March 2007

| | | (1.7 | 1 | T | |
|-----------------|-----|--------------|--------------|------------------|--------------------------------|
| Part No. | | ROM Capacity | RAM Capacity | package code (1) | Remarks |
| M30302MAP-XXXFP | | 96 Kbytes | 5 Kbytes | PRQP0100JB-A | Mask ROM version |
| M30302MAP-XXXGP | | | | PLQP0100KB-A | |
| M30302MCP-XXXFP | | 128 Kbytes | | PRQP0100JB-A | |
| M30302MCP-XXXGP | | | | PLQP0100KB-A | |
| M30302MDP-XXXFP | | 160 Kbytes | 6 Kbytes | PRQP0100JB-A | |
| M30302MDP-XXXGP | | | | PLQP0100KB-A | |
| M30302MEP-XXXFP | | 192 Kbytes | | PRQP0100JB-A | |
| M30302MEP-XXXGP | | | | PLQP0100KB-A | |
| M30302GAPFP | | 96 Kbytes | 5 Kbytes | PRQP0100JB-A | One Time Flash |
| M30302GAPGP | (D) | | | PLQP0100KB-A | version (blank product) |
| M30302GCPFP | | 128 Kbytes | | PRQP0100JB-A | (Sidilit product) |
| M30302GCPGP | (D) | | | PLQP0100KB-A | |
| M30302GDPFP | | 160 Kbytes | 6 Kbytes | PRQP0100JB-A | |
| M30302GDPGP | (D) | | | PLQP0100KB-A | |
| M30304GDPFP | (D) | = | 12 Kbytes | PRQP0100JB-A | |
| M30304GDPGP | (D) | | | PLQP0100KB-A | |
| M30302GEPFP | | 192 Kbytes | 6 Kbytes | PRQP0100JB-A | |
| M30302GEPGP | (D) | | | PLQP0100KB-A | |
| M30304GEPFP | (D) | 1 | 12 Kbytes | PRQP0100JB-A | |
| M30304GEPGP | (D) | | | PLQP0100KB-A | |
| M30302GGPFP | (D) | 256 Kbytes | 12 Kbytes | PRQP0100JB-A | |
| M30302GGPGP | (D) | 1 | | PLQP0100KB-A | |
| M30302GAP-XXXFP | | 96 Kbytes | 5 Kbytes | PRQP0100JB-A | One Time Flash |
| M30302GAPvGP | (D) | 1 | | PLQP0100KB-A | version (factory programmed |
| M30302GCP-XXXFP | | 128 Kbytes | | PRQP0100JB-A | product) |
| M30302GCP-XXXGP | (D) | | | PLQP0100KB-A | |
| M30302GDP-XXXFP | | 160 Kbytes | 6 Kbytes | PRQP0100JB-A | |
| M30302GDP-XXXGP | (D) | 1 | | PLQP0100KB-A | |
| M30304GDP-XXXFP | (D) | 1 | 12 Kbytes | PRQP0100JB-A | |
| M30304GDP-XXXGP | (D) | 1 | | PLQP0100KB-A | |
| M30302GEP-XXXFP | | 192 Kbytes | 6 Kbytes | PRQP0100JB-A | |
| M30302GEP-XXXGP | (D) | 1 | | PLQP0100KB-A | |
| M30304GEP-XXXFP | (D) | 1 | 12 Kbytes | PRQP0100JB-A | |
| M30304GEP-XXXGP | (D) | 1 | | PLQP0100KB-A | |
| M30302GGP-XXXFP | (D) | 256 Kbytes | 12 Kbytes | PRQP0100JB-A | |
| M30302GGP-XXXGP | (D) | 1 | | PLQP0100KB-A | |
| | | | | • | |

(D): Under development

(P): Under planning

NOTES:

1. Previous package codes are as follows.

PRQP0100JB-A: 100P6S-A, PLQP0100KB-A: 100P6Q-A

2. Block A (4-Kbytes space) is available in flash memory version.

Page 4 of 53

M16C/30P Group 1. Overview

Table 1.7 Pin Characteristics (2)

| Iabi | | | | eristics (2) | | | | |
|----------|----------|-------------|----------------|---------------|-----------|----------|------------|-----------------|
| | No. | Control Pin | Port | Interrupt Pin | Timer Pin | UART Pin | Analog Pin | Bus Control Pin |
| FP | GP | | D4 0 | | | | | A19 |
| 51 52 | 49 50 | | P4_3 P4_2 | | | | | A19 |
| | | | | | | | | A17 |
| 53 | 51 | | P4_1 | | | | | |
| 54 | 52 | | P4_0 | | | | | A16 |
| 55 | 53 | | P3_7 | | | | | A15 |
| 56 | 54 | | P3_6 | | | | | A14 |
| 57 | 55 56 | | P3_5 | | | | | A13 A12 |
| 58 59 | 57 | | P3_4 P3_3 | | | | | A12 |
| 60 | 58 | | P3_3 P3_2 | | | | | A10 |
| 61 | 59 | | P3_2 P3_1 | | | | | A9 |
| 62 | 60 | VCC2 | F3_1 | | | | | A9 |
| 63 | 61 | V002 | P3_0 | | | | | A8 |
| 64 | 62 | VSS | 1 0_0 | | | | | 7.0 |
| 65 | 63 | | P2_7 | | | | | A7 |
| 66 | 64 | | P2_6 | | | | | A6 |
| 67 | 65 | | P2_5 | | | | | A5 |
| 68 | 66 | | P2_4 | | | | | A4 |
| 69 | 67 | | P2_3 | | | | | A3 |
| 70 | 68 | | P2_2 | | | | | A2 |
| 71 | 69 | | P2_1 | | | | | A1 |
| 72 | 70 | | P2_0 | | | | | A0 |
| 73 | 71 | | P1_7 | | | | | D15 |
| 74 | 72 | | P1_6 | ĪNT4 | | | | D14 |
| 75 | 73 | | P1_5 | ĪNT3 | | | | D13 |
| 76 | 74 | | P1_4 | | | | | D12 |
| 77 | 75 | | P1_3 | | | | | D11 |
| 78 | 76 | | P1_2 | | | | | D10 |
| 79 | 77 | | P1_1 | | | | | D9 |
| 80 | 78 | | P1_0 | | | | | D8 |
| 81 | 79 | | P0_7 | | | | AN0_7 | D7 |
| 82 | 80 | | P0_6 | | | | AN0_6 | D6 |
| 83 | 81 | | P0_5 | | | | AN0_5 | D5 |
| 84 | 82 | | P0_4 | | | | AN0_4 | D4 |
| 85 | 83 | | P0_3 | | | | AN0_3 | D3 |
| 86 | 84 | | P0_2 | | | | AN0_2 | D2 |
| 87 | 85 | | P0_1 | | | | AN0_1 | D1 |
| 88 | 86 | | P0_0 | | | | AN0_0 | D0 |
| 89 | 87 | | P10_7 | KI3 | | | AN7 | |
| 90 | 88 | | P10_6 | KI2 | | | AN6 | |
| 91 | 89 | | P10_5 | KI2 KI1 | | | AN5 | |
| 92 | 90 | | | KII | | | | |
| | | | P10_4 | KIU | | | AN4 | |
| 93 | 91 92 | | P10_3 P10_2 | | | | AN3 AN2 | |
| 94 95 | 93 | | P10_2 P10_1 | - | | | AN2 AN1 | |
| 96 | 93 | AVSS | 1.10_1 | | | | AINI | |
| 97 | 95 | 7.1000 | P10_0 | + | | | AN0 | |
| 98 | 96 | VREF | | | | | 7 | |
| 99 | 97 | AVCC | | | | | | |
| | | 7,00 | D0 = | | | | ADTE C | |
| 100 | 98 | | P9_7 | | | | ADTRG | |

SFR Information (2) (1) Table 4.2

| Address | Register | Symbol | After Reset |
|----------------------------------|--|--|-------------|
| 0040h | rregister | Зупьог | Aitel Neset |
| 0041h | | | |
| 0042h | | | |
| 0043h | | | |
| 0044h | INT3 Interrupt Control Register | INT3IC | XX00X000b |
| 0045h | | | |
| 0046h | UART1 BUS Collision Detection Interrupt Control Register | U1BCNIC | XXXXX000b |
| 0047h | UARTO BUS Collision Detection Interrupt Control Register | U0BCNIC | XXXXX000b |
| 0048h | · | | |
| 0049h | INT4 Interrupt Control Register | INT4IC | XX00X000b |
| 004Ah | UART2 Bus Collision Detection Interrupt Control Register | BCNIC | XXXXX000b |
| 004Bh | DMA0 Interrupt Control Register | DM0IC | XXXXX000b |
| 004Ch | DMA1 Interrupt Control Register | DM1IC | XXXXX000b |
| 004Dh | Key Input Interrupt Control Register | KUPIC | XXXXX000b |
| 004Eh | A/D Conversion Interrupt Control Register | ADIC | XXXXX000b |
| 004Fh | UART2 Transmit Interrupt Control Register | S2TIC | XXXXX000b |
| 0050h | UART2 Receive Interrupt Control Register | S2RIC | XXXXX000b |
| 0051h | UART0 Transmit Interrupt Control Register | SOTIC | XXXXX000b |
| 0052h | UART0 Receive Interrupt Control Register | SORIC | XXXXX000b |
| 0053h | UART1 Transmit Interrupt Control Register | SITIC | XXXXX000b |
| 0054h | UART1 Receive Interrupt Control Register | S1RIC | XXXXX000b |
| 0055h | Timer A0 Interrupt Control Register | TA0IC | XXXXX000b |
| 0056h | Timer A1 Interrupt Control Register | TA1IC | XXXXX000b |
| 0057h | Timer A2 Interrupt Control Register | TA2IC | XXXXX000b |
| 0058h | | | |
| 0059h | | | |
| 005Ah | Timer B0 Interrupt Control Register | TB0IC | XXXXX000b |
| 005Bh | Timer B1 Interrupt Control Register | TB1IC | XXXXX000b |
| 005Ch | Timer B2 Interrupt Control Register | TB2IC | XXXXX000b |
| 005Dh | INT0 Interrupt Control Register | INTOIC | XX00X000b |
| 005Eh | INT1 Interrupt Control Register | INT1IC | XX00X000b |
| 005Fh | INT2 Interrupt Control Register | INT2IC | XX00X000b |
| 0060h | | | |
| to | | | |
| 01AFh | | | |
| 01B0h | | | |
| 01B1h | | | |
| 01B2h | | | |
| 01B3h | | | |
| 01B4h | | | |
| 01B5h | Flash Memory Control Register 1 (2) | FMR1 | 0X00XX0Xb |
| 01B6h | | | |
| 01B7h | Flash Memory Control Register 0 (3) | FMR0 | 00000001b |
| 01B8h | | | |
| 01B9h | | | |
| 01BAh | | | |
| 01BBh | | | |
| 01BCh | | | |
| 01BDh | | | |
| 01BEh | | | |
| 01BFh | | | |
| 01C0h | | | |
| to | | | |
| 024Fh | | | |
| 0250h | | | |
| 0251h | | | |
| 0252h | | | |
| 0253h | | | |
| 0254h | | | |
| 0255h | | | |
| 0256h | | | |
| 0257h | | | |
| 0258h | | | |
| 0259h | | | |
| 025Ah | | | |
| 025Bh | | | |
| 025Ch | | | |
| | | Language Control of the Control of t | |
| 025Dh | | | |
| 025Dh 025Eh | Peripheral Clock Select Register | PCLKR | 00000011b |
| 025Dh 025Eh 025Fh | Peripheral Clock Select Register | PCLKR | 00000011b |
| 025Dh 025Eh 025Fh 0260h | Peripheral Clock Select Register | PCLKR | 00000011b |
| 025Dh 025Eh 025Fh | Peripheral Clock Select Register | PCLKR | 00000011b |

- NOTES:
 1. The blank areas are reserved and cannot be accessed by users.
 2. This register is included in the flash memory version.
 3. This register is included in the flash memory version and one time flash version.

X : Nothing is mapped to this bit

SFR Information (4) (1) Table 4.4

| Address | Register | Symbol | After Reset |
|---------|--|----------|---------------|
| 0380h | Count Start Flag | TABSR | 000XX000b |
| 0381h | Clock Prescaler Reset Fag | CPSRF | 0XXXXXXXb |
| | | | |
| 0382h | One-Shot Start Flag | ONSF | 00XXX000b |
| 0383h | Trigger Select Register | TRGSR | XXXX0000b |
| 0384h | Up-Down Flag | UDF | XX0XX000b (2) |
| 0385h | | | |
| 0386h | Timer A0 Register | TA0 | XXh |
| 0387h | | | XXh |
| 0388h | Timer A1 Register | TA1 | XXh |
| 0389h | | | XXh |
| 038Ah | Timer A2 Register | TA2 | XXh |
| 038Bh | Timor 742 Register | 1712 | XXh |
| 038Ch | | | AAII |
| | | | |
| 038Dh | | | |
| 038Eh | | | |
| 038Fh | | | |
| 0390h | Timer B0 Register | TB0 | XXh |
| 0391h | | | XXh |
| 0392h | Timer B1 Register | TB1 | XXh |
| 0393h | 3 ··· | | XXh |
| 0394h | Timer B2 Register | TB2 | XXh |
| 0395h | Timor DE register | 1.52 | XXh |
| | L Timer AO Made Deviator | TAOMD | |
| 0396h | Timer A0 Mode Register | TA0MR | 00h |
| 0397h | Timer A1 Mode Register | TA1MR | 00h |
| 0398h | Timer A2 Mode Register | TA2MR | 00h |
| 0399h | | | |
| 039Ah | | | |
| 039Bh | Timer B0 Mode Register | TB0MR | 00XX0000b |
| 039Ch | Timer B1 Mode Register | TB1MR | 00XX0000b |
| 039Dh | Timer B2 Mode Register | TB2MR | 00XX0000b |
| 039Eh | Timer bz wode rregister | TDZIVIIX | 007700000 |
| | | | |
| 039Fh | | | |
| 03A0h | UART0 Transmit/Receive Mode Register | U0MR | 00h |
| 03A1h | UART0 Bit Rate Generator | U0BRG | XXh |
| 03A2h | UART0 Transmit Buffer Register | U0TB | XXh |
| 03A3h | | | XXh |
| 03A4h | UART0 Transmit/Receive Control Register 0 | U0C0 | 00001000b |
| 03A5h | UARTO Transmit/Receive Control Register 1 | U0C1 | 00000010b |
| 03A6h | UARTO Receive Buffer Register | UORB | XXh |
| 03A7h | Office Negation Register | OUND | XXh |
| | 1145747 | HAMB | |
| 03A8h | UART1 Transmit/Receive Mode Register | U1MR | 00h |
| 03A9h | UART1 Bit Rate Generator | U1BRG | XXh |
| 03AAh | UART1 Transmit Buffer Register | U1TB | XXh |
| 03ABh | | | XXh |
| 03ACh | UART1 Transmit/Receive Control Register 0 | U1C0 | 00001000b |
| 03ADh | UART1 Transmit/Receive Control Register 1 | U1C1 | 00000010b |
| 03AEh | UART1 Receive Buffer Register | U1RB | XXh |
| 03AFh | The state of the s | | XXh |
| 03B0h | UART Transmit/Receive Control Register 2 | UCON | X0000000b |
| 03B0h | OANT HAISHII/NECEIVE COILLOI NEGISLEI Z | UUUN | 70000000 |
| | | | |
| 03B2h | | | |
| 03B3h | | | |
| 03B4h | | | |
| 03B5h | | | |
| 03B6h | | | |
| 03B7h | | | 1 |
| 03B8h | DMA0 Request Factor Select Register | DM0SL | 00h |
| 03B9h | Divinio magazat i acion delect megiatei | DIVIOUL | 0011 |
| | DNAAA Darwaat Faataa Calaat Daristaa | DMACI | 001- |
| 03BAh | DMA1 Request Factor Select Register | DM1SL | 00h |
| 03BBh | | | |
| 03BCh | CRC Data Register | CRCD | XXh |
| 03BDh | | | XXh |
| 03BEh | CRC Input Register | CRCIN | XXh |
| 03BFh | 1 -9 | - | + |
| 00Di II | | | |

NOTES:

- The blank areas are reserved and cannot be accessed by users.
 Bit 5 in the Up-down flag is "0" by reset. However, The values in these bits when read are indeterminate.

X : Nothing is mapped to this bit

SFR Information (5) (1) Table 4.5

| Address | Register | Symbol | After Reset |
|---------|--|----------|---------------|
| 03C0h | A/D Register 0 | AD0 | XXh |
| 03C0H | AVD Register 0 | ADO | XXh |
| | A/D De sister 4 | 1004 | |
| 03C2h | A/D Register 1 | AD1 | XXh |
| 03C3h | | | XXh |
| 03C4h | A/D Register 2 | AD2 | XXh |
| 03C5h | | | XXh |
| 03C6h | A/D Register 3 | AD3 | XXh |
| 03C7h | | | XXh |
| 03C8h | A/D Register 4 | AD4 | XXh |
| 03C9h | | | XXh |
| 03CAh | A/D Register 5 | AD5 | XXh |
| 03CBh | The stage of the s | 7.25 | XXh |
| 03CCh | A/D Register 6 | AD6 | XXh |
| 03CDh | A/D Register 6 | AD6 | |
| | 1 A /D D | 457 | XXh |
| 03CEh | A/D Register 7 | AD7 | XXh |
| 03CFh | | | XXh |
| 03D0h | | | |
| 03D1h | | | |
| 03D2h | | | |
| 03D3h | | | |
| 03D4h | A/D Control Register 2 | ADCON2 | XXX000X0b |
| 03D4H | 7.75 CSOF NOGIOLOF E | 7.000142 | 7.00007.00 |
| | A/D Control Degister 0 | ADCONO | 000000000 |
| 03D6h | A/D Control Register 0 | ADCON0 | 000X0XXXb |
| 03D7h | A/D Control Register 1 | ADCON1 | 00000XXXb |
| 03D8h | | | |
| 03D9h | | | |
| 03DAh | | | |
| 03DBh | | | |
| 03DCh | | | |
| 03DDh | | | |
| 03DEh | | | |
| | | | |
| 03DFh | | | |
| 03E0h | Port P0 Register | P0 | XXh |
| 03E1h | Port P1 Register | P1 | XXh |
| 03E2h | Port P0 Direction Register | PD0 | 00h |
| 03E3h | Port P1 Direction Register | PD1 | 00h |
| 03E4h | Port P2 Register | P2 | XXh |
| 03E5h | Port P3 Register | P3 | XXh |
| 03E6h | Port P2 Direction Register | PD2 | 00h |
| 03E7h | Port P3 Direction Register | PD3 | 00h |
| | | | |
| 03E8h | Port P4 Register | P4 | XXh |
| 03E9h | Port P5 Register | P5 | XXh |
| 03EAh | Port P4 Direction Register | PD4 | 00h |
| 03EBh | Port P5 Direction Register | PD5 | 00h |
| 03ECh | Port P6 Register | P6 | XXh |
| 03EDh | Port P7 Register | P7 | XXh |
| 03EEh | Port P6 Direction Register | PD6 | 00h |
| 03EFh | Port P7 Direction Register | PD7 | 00h |
| 03F0h | Port P8 Register | P8 | XXh |
| | | | |
| 03F1h | Port P9 Register | P9 | XXh |
| 03F2h | Port P8 Direction Register | PD8 | 00X00000b |
| 03F3h | Port P9 Direction Register | PD9 | 00h |
| 03F4h | Port P10 Register | P10 | XXh |
| 03F5h | | | |
| 03F6h | Port P10 Direction Register | PD10 | 00h |
| 03F7h | | | 2 |
| 03F8h | | | |
| 03F9h | | | |
| | | | |
| 03FAh | | | |
| 03FBh | | | |
| 03FCh | Pull-Up Control Register 0 | PUR0 | 00h |
| 03FDh | Pull-Up Control Register 1 | PUR1 | 0000000b (2) |
| | | | 00000010b (2) |
| 03FEh | Pull-Up Control Register 2 | PUR2 | 00h |
| 03FFh | Port Control Register | PCR | 00h |
| | | | |

NOTES:

- 1. The blank areas are reserved and cannot be accessed by users.
- 2. At hardware reset, the register is as follows:

 - "00000000b" where "L" is inputted to the CNVSS pin
 "00000010b" where "H" is inputted to the CNVSS pin

At software reset, the register is as follows:

- "00000000b" where the PM01 to PM00 bits in the PM0 register are "00b" (single-chip mode).
 "00000010b" where the PM01 to PM00 bits in the PM0 register are "01b" (memory expansion mode) or "11b" (microprocessor mode).

X : Nothing is mapped to this bit



5. Electrical Characteristics

Table 5.1 Absolute Maximum Ratings

| Symbol | | Parameter | Condition | Rated Value | Unit |
|--------|----------------------|---|--|-----------------------|------|
| Vcc | Supply Voltage | e(Vcc1=Vcc2) | Vcc1=Vcc2=AVcc | -0.3 to 6.5 | V |
| AVcc | Analog Supply | Voltage | Vcc1=Vcc2=AVcc | -0.3 to 6.5 | V |
| Vı | Input Voltage | RESET, CNVSS, BYTE, P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, VREF, XIN | | -0.3 to Vcc+0.3 | V |
| | | P7_0, P7_1 | | -0.3 to 6.5 | V |
| Vo | Output Voltage | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, XOUT | | -0.3 to Vcc+0.3 | V |
| | | P7_0, P7_1 | | -0.3 to 6.5 | V |
| Pd | Power Dissipa | tion | -40°C <topr≤85°c< td=""><td>300</td><td>mW</td></topr≤85°c<> | 300 | mW |
| Topr | Operating Ambient | When the Microcomputer is Operating | | -20 to 85 / -40 to 85 | °C |
| | Temperature | One Time Flash Program Erase | | 0 to 60 | |
| | | Flash Program Erase | | 0 to 60 | |
| Tstg | Storage Temp | erature | | -65 to 150 | °C |

Table 5.2 Recommended Operating Conditions (1)

| Current al | Parameter | | | Unit | | |
|------------|--------------------------------|--|--------|--------|------------|-------|
| Symbol | | | Min. | Тур. | Max. | Unit |
| Vcc | Supply Voltage (\ | /cc1=Vcc2) | 2.7 | 5.0 | 5.5 | V |
| AVcc | Analog Supply Vo | oltage | | Vcc | | V |
| Vss | Supply Voltage | | | 0 | | V |
| AVss | Analog Supply Vo | oltage | 0 | | | V |
| VIH | HIGH Input | P3_1 to P3_7, P4_0 to P4_7, P5_0 to P5_7 | 0.8Vcc | | Vcc | V |
| | Voltage | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 | 0.8Vcc | | Vcc | V |
| | | (during single-chip mode) | | | | |
| | | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 | 0.5Vcc | | Vcc | V |
| | | (data input during memory expansion and microprocessor mode) | 0.017 | | ., | · · · |
| | | P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, XIN, RESET, CNVSS, BYTE | 0.8Vcc | | Vcc | V |
| | | P7_0, P7_1 | 0.8Vcc | | 6.5 | V |
| VIL | LOW Input | P3 1 to P3 7, P4 0 to P4 7, P5 0 to P5 7 | 0 | | 0.2Vcc | V |
| - 1- | Voltage | P0 0 to P0 7, P1 0 to P1 7, P2 0 to P2 7, P3 0 | 0 | | 0.2Vcc | V |
| | | (during single-chip mode) | | | 0.2 7 00 | ľ |
| | | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 | 0 | | 0.16Vcc | V |
| | | (data input during memory expansion and microprocessor mode) | | | | |
| | | P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, XIN, RESET, CNVSS, BYTE | | | 0.2Vcc | V |
| IOH(peak) | HIGH Peak Output Current | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7 | | | -10.0 | mA |
| IOH(avg) | HIGH Average Output Current | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7 | | | -5.0 | mA |
| IOL(peak) | LOW Peak Output Current | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7 | | | 10.0 | mA |
| IOL(avg) | LOW Average Output Current | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7 | | | 5.0 | mA |
| f(XIN) | Main Clock Input | VCC=3.0V to 5.5V | 0 | | 16 | MHz |
| | Oscillation Frequency (4) | VCC=2.7V to 3.0V | 0 | | 20×Vcc1-44 | MHz |
| f(XCIN) | Sub-Clock Oscilla | ation Frequency | | 32.768 | 50 | kHz |
| f(BCLK) | CPU Operation C | lock | 0 | | 16 | MHz |

NOTES:

- 1. Referenced to Vcc1 = Vcc2 = 2.7 to 5.5V at $T_{opr} = -20$ to $85^{\circ}C$ / -40 to $85^{\circ}C$ unless otherwise specified.
- 2. The Average Output Current is the mean value within 100ms.
- 3. The total IOL(peak) for ports P0, P1, P2, P8_6, P8_7, P9 and P10 must be 80mA max. The total IOL(peak) for ports P3, P4, P5, P6, P7 and P8_0 to P8_4 must be 80mA max. The total IOH(peak) for ports P0, P1, and P2 must be –40mA max. The total IOH(peak) for ports P6, P7, and P8_0 to P8_4 must be –40mA max. The total IOH(peak) for ports P6, P7, and P8_0 to P8_4 must be –40mA max.
 - The total IOH(peak) for ports P8_6, P8_7 and P9 must be -40mA max. Set Average Output Current to 1/2 of peak.
- 4. Relationship between main clock oscillation frequency, and supply voltage.

Main clock input oscillation frequency




Table 5.4 Flash Memory Version Electrical Characteristics (1)

| Symbol | Parameter | | Standard | | | Unit |
|--------|--|----------------|--------------------|------|-------|-------|
| Symbol | Farameter | Min. | Тур. | Max. | Offic | |
| _ | Program and Erase Endurance (2) | | 100 ⁽³⁾ | | | cycle |
| _ | Word Program Time (Vcc1=5.0V) | | | 25 | 200 | μS |
| _ | Lock Bit Program Time | | 25 | 200 | μS | |
| _ | Block Erase Time | 4-Kbyte block | | 0.3 | 4 | S |
| _ | (Vcc1=5.0V) | 8-Kbyte block | | 0.3 | 4 | S |
| _ |] | 32-Kbyte block | | 0.5 | 4 | S |
| _ |] | 64-Kbyte block | | 0.8 | 4 | s |
| tps | Flash Memory Circuit Stabilization Wait Time | | | | 15 | μS |
| _ | Data Hold Time (4) | | 10 | | | year |

NOTES:

- 1. Referenced to Vcc1=4.5 to 5.5V, 3.0 to 3.6V at Topr = 0 to 60 °C (U3, U5) unless otherwise specified.
- 2. Program and Erase Endurance refers to the number of times a block erase can be performed. If the program and erase endurance is 100, each block can be erased 100 times. For example, if a 4 Kbytes block A is erased after writing 1 word data 2,048 times, each to a different address, this counts as one program and erase endurance. Data cannot be written to the same address more than once without erasing the block. (Rewrite prohibited)
- 3. Maximum number of E/W cycles for which operation is guaranteed.
- 4. Topr = -40 to 85 °C (U3) / -20 to 85 °C (U5).

Table 5.5 Flash Memory Version Program / Erase Voltage and Read Operation Voltage **Characteristics**

| Flash Program, Erase Voltage | Flash Read Operation Voltage |
|---|--|
| $VCC1 = 3.3 \pm 0.3 \text{ V or } 5.0 \pm 0.5 \text{ (Topr} = 0^{\circ}\text{C to } 60^{\circ}\text{C)}$ | VCC1=2.7 to 5.5 V (Topr = -40°C to 85°C (U3) |
| | -20°C to 85°C (U5)) |

Vcc1=Vcc2=5V

Electrical Characteristics(1) (1) Table 5.9

| Symbol | | Daram | otor | Measuring Condition | Sta | andard | | Unit |
|---------|---------------------------|---|---|----------------------|---------|--------|------|------|
| Symbol | Parameter | | Measuring Condition | Min. | Тур. | Max. | Unit | |
| Vон | HIGH Output Voltage | Output P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7 HIGH P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, | | IOH=-5mA | Vcc-2.0 | | Vcc | V |
| Vон | HIGH Output Voltage | | | ΙΟΗ=-200μΑ | Vcc-0.3 | | Vcc | V |
| Vон | HIGH Outpu | t Voltage XOUT | HIGHPOWER | IOH=-1mA | Vcc-2.0 | | Vcc | V |
| | | | LOWPOWER | IOH=-0.5mA | Vcc-2.0 | | Vcc | V |
| | HIGH Outpu | t Voltage XCOUT | HIGHPOWER | With no load applied | | 2.5 | | V |
| | | | LOWPOWER | With no load applied | | 1.6 | | V |
| VoL | LOW Output Voltage | P3_0 to P3_7, P4_0 P6_0 to P6_7, P7_0 | to P1_7, P2_0 to P2_7, 0 to P4_7, P5_0 to P5_7, 0 to P7_7, P8_0 to P8_4, to P9_7, P10_0 to P10_7 | IOL=5mA | | | 2.0 | V |
| Vol | LOW Output Voltage | P3_0 to P3_7, P4_0 P6_0 to P6_7, P7_0 | 0 to P1_7, P2_0 to P2_7, 0 to P4_7, P5_0 to P5_7, 0 to P7_7, P8_0 to P8_4, to P9_7, P10_0 to P10_7 | IOL=200μA | | | 0.45 | V |
| Vol | LOW Output | t Voltage XOUT | HIGHPOWER | IOL=1mA | | | 2.0 | V |
| | | | LOWPOWER | IOL=0.5mA | | | 2.0 | \ \ |
| | LOW Output Voltage XCOUT | | HIGHPOWER | With no load applied | | 0 | | V |
| | | | LOWPOWER | With no load applied | | 0 | | V |
| VT+-VT- | Hysteresis | CLK0 to CLK2, TA0 | 0IN to TB2IN, ADTRG, CTS0 to CTS2, OUT to TA2OUT, KI0 to KI3, L0 to SCL2, SDA0 to SDA2 | | 0.2 | | 1.0 | ٧ |
| VT+-VT- | Hysteresis | RESET | | | 0.2 | | 2.5 | V |
| lıн | HIGH Input Current | P3_0 to P3_7, P4_0 | | VI=5V | | | 5.0 | μА |
| lıL | LOW Input Current | P3_0 to P3_7, P4_0 | | Vi=0V | | | -5.0 | μА |
| RPULLUP | Pull-Up Resistance | P3_0 to P3_7, P4_0 | 0 to P1_7, P2_0 to P2_7, 0 to P4_7, P5_0 to P5_7, 1 to P7_7, P8_0 to P8_4, P8_6, 7, P10_0 to P10_7 | VI=0V | 30 | 50 | 170 | kΩ |
| RfXIN | Feedback R | esistance XIN | | | | 1.5 | | МΩ |
| RfXCIN | Feedback R | esistance XCIN | | | | 15 | | МΩ |
| VRAM | RAM Retent | ion Voltage | <u> </u> | At stop mode | 2.0 | | | V |

NOTES: 1. Referenced to Vcc1=Vcc2=4.2 to 5.5V, Vss = 0V at T_{opr} = -20 to 85° C / -40 to 85° C, f(XIN) =16MHz unless otherwise specified.

Electrical Characteristics (2) (1) **Table 5.10**

| Cymphal | Doromot | Parameter Measuring Condition | | Magazzina Candition | | Standard | t | Unit |
|---------|---|--------------------------------------|--|---|------|----------|------|------|
| Symbol | Paramet | | | Min. | Тур. | Max. | Unit | |
| Icc | Power Supply Current (Vcc1=Vcc2=4.0V to 5.5V) | In single-chip mode, the output | Mask ROM | f(XIN)=16MHz No division | | 10 | 15 | mA |
| | , | pins are open and other pins are Vss | One Time Flash | f(XIN)=16MHz, No division | | 10 | 18 | mA |
| | | | Flash Memory | f(XIN)=16MHz, No division | | 12 | 18 | mA |
| | | | One Time Flash | f(XIN)=10MHz, VCC1=5.0V | | 15 | | mA |
| | | | Flash Memory Program | f(XIN)=10MHz, VCC1=5.0V | | 15 | | mA |
| | | | Flash Memory Erase | f(XIN)=10MHz, VCC1=5.0V | | 25 | | mA |
| | | | Mask ROM | f(XCIN)=32kHz Low power dissipation mode, ROM ⁽³⁾ | | 25 | | μА |
| | | | One Time Flash | f(XCIN)=32kHz Low power dissipation mode, RAM ⁽³⁾ | | 25 | | μА |
| | | | | f(XCIN)=32kHz Low power dissipation mode, Flash Memory ⁽³⁾ | | 350 | | μА |
| | | | Flash Memory | f(XCIN)=32kHz Low power dissipation mode, RAM ⁽³⁾ | | 25 | | μА |
| | | | | f(XCIN)=32kHz Low power dissipation mode, Flash Memory ⁽³⁾ | | 420 | | μА |
| | | | Mask ROM One Time Flash Flash Memory | f(XCIN)=32kHz Wait mode ⁽²⁾ , Oscillation capability High | | 7.5 | | μА |
| | | | i idəli ivicilidiy | f(XCIN)=32kHz Wait mode ⁽²⁾ , Oscillation capability Low | | 2.0 | | μА |
| | | | | Stop mode Topr =25°C | | 0.8 | 3.0 | μА |

NOTES:

1. Referenced to Vcc1=Vcc2=4.2 to 5.5V, Vss = 0V at Topr = -20 to 85°C / -40 to 85°C, f(XIN)=16MHz unless otherwise specified.

2. With one timer operated using fC32.

3. This indicates the memory in which the program to be executed exists.

VCC1=VCC2=5V

Timing Requirements

(VCC1 = VCC2 = 5V, VSS = 0V, at Topr = -20 to 85°C / -40 to 85°C unless otherwise specified)

Table 5.11 External Clock Input (XIN input) (1)

| Symbol | Parameter | Stan | Unit | |
|--------|---------------------------------------|------|------|-------|
| Symbol | | Min. | Max. | Offic |
| tc | External Clock Input Cycle Time | 62.5 | | ns |
| tw(H) | External Clock Input HIGH Pulse Width | 25 | | ns |
| tw(L) | External Clock Input LOW Pulse Width | 25 | | ns |
| tr | External Clock Rise Time | | 15 | ns |
| tf | External Clock Fall Time | | 15 | ns |

NOTES:

1. The condition is Vcc1=Vcc2=3.0 to 5.0V.

Table 5.12 Memory Expansion Mode and Microprocessor Mode

| Symbol | Parameter | Stan | Unit | |
|----------------|---|------|----------|-------|
| Symbol | | Min. | Max. | Offit |
| tac1(RD-DB) | Data Input Access Time (for setting with no wait) | | (NOTE 1) | ns |
| tac2(RD-DB) | Data Input Access Time (for setting with wait) | | (NOTE 2) | ns |
| tsu(DB-RD) | Data Input Setup Time | 40 | | ns |
| tsu(RDY-BCLK) | RDY Input Setup Time | 30 | | ns |
| tsu(HOLD-BCLK) | HOLD Input Setup Time | 40 | | ns |
| th(RD-DB) | Data Input Hold Time | 0 | | ns |
| th(BCLK-RDY) | RDY Input Hold Time | 0 | | ns |
| th(BCLK-HOLD) | HOLD Input Hold Time | 0 | | ns |

NOTES:

1. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 45[ns]$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5)x10^9}{f(BCLK)} - 45[ns] \qquad \text{n is "2" for 1-wait setting.}$$

VCC1=VCC2=5V

Switching Characteristics

(VCC1 = VCC2 = 5V, VSS = 0V, at Topr = -20 to 85° C / -40 to 85° C unless otherwise specified)

Table 5.26 Memory Expansion and Microprocessor Modes (for 1 wait setting and external area access)

| Symbol | Parameter | | Stan | dard | Unit |
|---------------|--|----------------|----------|------|-------|
| Syllibol | Farameter | | Min. | Max. | Offic |
| td(BCLK-AD) | Address Output Delay Time | | | 25 | ns |
| th(BCLK-AD) | Address Output Hold Time (in relation to BCLK) | | -3 | | ns |
| th(RD-AD) | Address Output Hold Time (in relation to RD) | | 0 | | ns |
| th(WR-AD) | Address Output Hold Time (in relation to WR) | | (NOTE 2) | | ns |
| td(BCLK-CS) | Chip Select Output Delay Time | | | 25 | ns |
| th(BCLK-CS) | Chip Select Output Hold Time (in relation to BCLK) | | -3 | | ns |
| td(BCLK-ALE) | ALE Signal Output Delay Time | | | 15 | ns |
| th(BCLK-ALE) | ALE Signal Output Hold Time | | -4 | | ns |
| td(BCLK-RD) | RD Signal Output Delay Time | See Figure 5.2 | | 25 | ns |
| th(BCLK-RD) | RD Signal Output Hold Time | I iguie 3.2 | 0 | | ns |
| td(BCLK-WR) | WR Signal Output Delay Time | | | 25 | ns |
| th(BCLK-WR) | WR Signal Output Hold Time | | 0 | | ns |
| td(BCLK-DB) | Data Output Delay Time (in relation to BCLK) | | | 40 | ns |
| th(BCLK-DB) | Data Output Hold Time (in relation to BCLK) (3) | | 4 | | ns |
| td(DB-WR) | Data Output Delay Time (in relation to WR) | | (NOTE 1) | | ns |
| th(WR-DB) | Data Output Hold Time (in relation to WR)(3) | | (NOTE 2) | | ns |
| td(BCLK-HLDA) | HLDA Output Delay Time | | | 40 | ns |

NOTES:

1. Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5)x10^9}{f(BCLK)} - 40[ns] \qquad \text{n is "1" for 1-wait setting, f(BCLK) is 12.5MHz or less.}$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 10[ns]$$

3. This standard value shows the timing when the output is off, and does not show hold time of data bus.

Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.


Hold time of data bus is expressed in

t = -CR X In (1-VoL / Vcc1)

by a circuit of the right figure.

For example, when Vol = 0.2Vcc1, C = 30pF, R = 1k Ω , hold time of output "L" level is

t = -30pF X 1k Ω X In(1-0.2Vcc1 / Vcc1) = 6.7ns.







Figure 5.3 Timing Diagram (1)



Timing Diagram (2) Figure 5.4

VCC1=VCC2=3V

Timing Requirements

(VCC1 = VCC2 = 3V, Vss = 0V, at Topr = -20 to 85° C / -40 to 85° C unless otherwise specified)

Timer B Input (Counter Input in Event Counter Mode)

| Symbol | Parameter | Stan | Unit | |
|---------|--|------|------|-------|
| Symbol | | Min. | Max. | Offit |
| tc(TB) | TBilN Input Cycle Time (counted on one edge) | 150 | | ns |
| tw(TBH) | TBilN Input HIGH Pulse Width (counted on one edge) | 60 | | ns |
| tw(TBL) | TBilN Input LOW Pulse Width (counted on one edge) | 60 | | ns |
| tc(TB) | TBilN Input Cycle Time (counted on both edges) | 300 | | ns |
| tw(TBH) | TBiIN Input HIGH Pulse Width (counted on both edges) | 120 | | ns |
| tw(TBL) | TBilN Input LOW Pulse Width (counted on both edges) | 120 | | ns |

Table 5.38 Timer B Input (Pulse Period Measurement Mode)

| Symbol | Parameter | Stan | Unit | |
|---------|------------------------------|------|------|-------|
| Symbol | | Min. | Max. | Offic |
| tc(TB) | TBilN Input Cycle Time | 600 | | ns |
| tw(TBH) | TBilN Input HIGH Pulse Width | 300 | | ns |
| tw(TBL) | TBilN Input LOW Pulse Width | 300 | | ns |

Table 5.39 Timer B Input (Pulse Width Measurement Mode)

| Symbol | Parameter | Stan | Unit | |
|---------|------------------------------|------|------|-------|
| Symbol | | Min. | Max. | Offit |
| tc(TB) | TBilN Input Cycle Time | 600 | | ns |
| tw(TBH) | TBilN Input HIGH Pulse Width | 300 | | ns |
| tw(TBL) | TBilN Input LOW Pulse Width | 300 | | ns |

Table 5.40 A/D Trigger Input

| Symbol | Parameter | Stan | Unit | |
|---------|-----------------------------|------|------|-------|
| Symbol | | Min. | Max. | Offit |
| tc(AD) | ADTRG Input Cycle Time | 1500 | | ns |
| tw(ADL) | ADTRG Input LOW Pulse Width | 200 | | ns |

Table 5.41 Serial Interface

| Symbol | Parameter | Stan | Unit | | |
|----------|-----------------------------|------|------|-------|--|
| Symbol | | Min. | Max. | Offic | |
| tc(CK) | CLKi Input Cycle Time 300 | | | | |
| tw(CKH) | CLKi Input HIGH Pulse Width | 150 | | ns | |
| tw(CKL) | CLKi Input LOW Pulse Width | 150 | | ns | |
| td(C-Q) | TXDi Output Delay Time | 160 | | ns | |
| th(C-Q) | TXDi Hold Time | 0 | | ns | |
| tsu(D-C) | RXDi Input Setup Time | 100 | | ns | |
| th(C-D) | RXDi Input Hold Time | 90 | | ns | |

External Interrupt INTi Input **Table 5.42**

| Symbol | Parameter | Stan | Unit | |
|---------|-----------------------------|------|------|-------|
| Symbol | | Min. | Max. | Offit |
| tw(INH) | INTi Input HIGH Pulse Width | 380 | | ns |
| tw(INL) | INTi Input LOW Pulse Width | 380 | | ns |






Figure 5.9 Timing Diagram (1)

Appendix 1. Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Technology website.





REVISION HISTORY

M16C/30P Group Datasheet

| Rev. | Doto | | Description |
|------|--------------|------|--|
| Rev. | Date | Page | Summary |
| | | 44 | Figure 5.12 Timing Diagram (4) is added. |
| | | 45 | Figure 5.13 Timing Diagram (5) is added. |
| 1.10 | Oct 01, 2005 | 2 | Table 1.1 Performance Outline of M16C/30P Group is partly revised. |
| | | 4 | Table 1.2 Product List is partly revised. |
| | | | Figure 1.2 Type No., Memory Size, and Package is partly revised. |
| | | 5 | Table 1.3 Product Code of Mask ROM version Version for M16C/30P is added. |
| | | | Figure 1.3 Marking Diagram of Mask ROM Version for M16C/30P is added. |
| | | 6 | Figure 1.4 Marking Diagram of ROM -less Version for M16C/30P is added. |
| | | 6 | Table 1.4 Product Code of ROM-less version for M16C/30P is added. |
| | | 16 | Figure 3.1 Memory Map is partly added. |
| | | 23 | Table 5.2 information is revised. |
| 1.11 | May 31, 2006 | 4 | 1.4 Product List information is revised. |
| | | | Table 1.2 Product List is partly revised. |
| | | 5 | Figure 1.2 Type No., Memory Size, and Package is partly added. |
| | | 7 | Table 1.4 Product Code of Flash Memory version and ROM-less version for M16C/30P is partly revised. |
| | | | Figure 1.4 Marking Diagram of Flash Memory version and ROM-less Version for M16C/30P (Top View) is partly added. |
| | | 17 | 3. Memory information is revised. |
| | | | Figure 3.1 Memory Map is partly revised. |
| | | 18 | Table 4.1 SFR Information(1) is partly revised. |
| | | 19 | Table 4.2 SFR Information(2) is partly added. |
| | | 23 | Table 5.1 Absolute Maximum Ratings information is revised. |
| | | 26 | Table 5.4 Flash Memory Version Electrical Characteristics is added. |
| | | | Table 5.5 Flash Memory Version Program / Erase Voltage and Read Operation Voltage Characteristics is added. |
| | | 28 | Table 5.7 Electrical Characteristics(1) is partly deleted. |
| | | 29 | Table 5.8 Electrical Characteristics (2) is partly revised. |
| | | 33 | Table 5.23 Memory Expansion and Microprocessor Modes NOTES 3 is partly revised. |
| | | 34 | Table 5.24 Memory Expansion and Microprocessor Modes NOTES 3 is partly revised. |
| | | 40 | Table 5.25 Electrical Characteristics (1) is partly deleted. |
| | | 41 | Table 5.26 Electrical Characteristics (2) is partly revised. |
| | | 45 | Table 5.41 Memory Expansion and Microprocessor Modes NOTES 3 is partly revised. |
| | | 46 | Table 5.42 Memory Expansion and Microprocessor Modes NOTES 3 is partly revised. |
| | | | |
| | | | 1 |