



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"


Details

| | |
|----------------------------|---|
| Product Status | Obsolete |
| Core Processor | dsPIC |
| Core Size | 16-Bit |
| Speed | 30 MIPS |
| Connectivity | CANbus, I ² C, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, Motor Control PWM, QEI, POR, PWM, WDT |
| Number of I/O | 30 |
| Program Memory Size | 48KB (16K x 24) |
| Program Memory Type | FLASH |
| EEPROM Size | 1K x 8 |
| RAM Size | 2K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.5V ~ 5.5V |
| Data Converters | A/D 9x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 44-VQFN Exposed Pad |
| Supplier Device Package | 44-QFN (8x8) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/dspic30f4011t-30i-ml |

dsPIC30F4011/4012

NOTES:

FIGURE 2-1: dsPIC30F4011/4012 PROGRAMMER'S MODEL



The SA and SB bits are modified each time data passes through the adder/subtractor but can only be cleared by the user. When set, they indicate that the accumulator has overflowed its maximum range (bit 31 for 32-bit saturation or bit 39 for 40-bit saturation) and is saturated (if saturation is enabled). When saturation is not enabled, SA and SB default to bit 39 overflow and thus indicate that a catastrophic overflow has occurred. If the COVTE bit in the INTCON1 register is set, SA and SB bits generate an arithmetic warning trap when saturation is disabled.

The overflow and saturation Status bits can optionally be viewed in the STATUS register (SR) as the logical OR of OA and OB (in bit OAB) and the logical OR of SA and SB (in bit SAB). This allows programmers to check one bit in the STATUS register to determine if either accumulator has overflowed, or one bit to determine if either accumulator has saturated. This would be useful for complex number arithmetic which typically uses both the accumulators.

The device supports three Saturation and Overflow modes:

1. **Bit 39 Overflow and Saturation:**
When bit 39 overflow and saturation occurs, the saturation logic loads the maximally positive 9.31 (0x7FFFFFFF) or maximally negative 9.31 value (0x80000000) into the target accumulator. The SA or SB bit is set and remains set until cleared by the user. This is referred to as 'super saturation' and provides protection against erroneous data or unexpected algorithm problems (e.g., gain calculations).
2. **Bit 31 Overflow and Saturation:**
When bit 31 overflow and saturation occurs, the saturation logic then loads the maximally positive 1.31 value (0x007FFFFFFF) or maximally negative 1.31 value (0x00800000) into the target accumulator. The SA or SB bit is set and remains set until cleared by the user. When this Saturation mode is in effect, the guard bits are not used (so the OA, OB or OAB bits are never set).
3. **Bit 39 Catastrophic Overflow**
The bit 39 overflow Status bit from the adder is used to set the SA or SB bit, which remain set until cleared by the user. No saturation operation is performed and the accumulator is allowed to overflow (destroying its sign). If the COVTE bit in the INTCON1 register is set, a catastrophic overflow can initiate a trap exception.

2.4.2.2 Accumulator 'Write-Back'

The MAC class of instructions (with the exception of MPY, MPY.N, ED and EDAC) can optionally write a rounded version of the high word (bits 31 through 16) of the accumulator that is not targeted by the instruction into data space memory. The write is performed across the X bus into combined X and Y address space. The following addressing modes are supported:

1. **W13, Register Direct:**
The rounded contents of the non-target accumulator are written into W13 as a 1.15 fraction.
2. **[W13]+ = 2, Register Indirect with Post-Increment:**
The rounded contents of the non-target accumulator are written into the address pointed to by W13 as a 1.15 fraction. W13 is then incremented by 2 (for a word write).

2.4.2.3 Round Logic

The round logic is a combinational block, which performs a conventional (biased) or convergent (unbiased) round function during an accumulator write (store). The Round mode is determined by the state of the RND bit in the CORCON register. It generates a 16-bit, 1.15 data value which is passed to the data space write saturation logic. If rounding is not indicated by the instruction, a truncated 1.15 data value is stored and the least significant word is simply discarded.

Conventional rounding takes bit 15 of the accumulator, zero-extends it and adds it to the ACCxH word (bits 16 through 31 of the accumulator). If the ACCxL word (bits 0 through 15 of the accumulator) is between 0x8000 and 0xFFFF (0x8000 included), ACCxH is incremented. If ACCxL is between 0x0000 and 0x7FFF, ACCxH is left unchanged. A consequence of this algorithm is that over a succession of random rounding operations, the value tends to be biased slightly positive.

Convergent (or unbiased) rounding operates in the same manner as conventional rounding, except when ACCxL equals 0x8000. If this is the case, the LSb (bit 16 of the accumulator) of ACCxH is examined. If it is '1', ACCxH is incremented. If it is '0', ACCxH is not modified. Assuming that bit 16 is effectively random in nature, this scheme removes any rounding bias that may accumulate.

The SAC and SAC.R instructions store either a truncated (SAC) or rounded (SAC.R) version of the contents of the target accumulator to data memory, via the X bus (subject to data saturation, see **Section 2.4.2.4 "Data Space Write Saturation"**). Note that for the MAC class of instructions, the accumulator write-back operation functions in the same manner, addressing combined DSC (X and Y) data space though the X bus. For this class of instructions, the data is always subject to rounding.

4.2.1 START AND END ADDRESS

The Modulo Addressing scheme requires that a start and end address be specified and loaded into the 16-bit Modulo Buffer Address registers: XMODSRT, XMODEND, YMODSRT and YMODEND (see Table 3-3).

Note: Y space Modulo Addressing EA calculations assume word-sized data (LSb of every EA is always clear).

The length of a circular buffer is not directly specified. It is determined by the difference between the corresponding start and end addresses. The maximum possible length of the circular buffer is 32K words (64 Kbytes).


4.2.2 W ADDRESS REGISTER SELECTION

The Modulo and Bit-Reversed Addressing Control register, MODCON<15:0>, contains enable flags as well as a W register field to specify the W Address registers. The XWM and YWM fields select which registers operate with Modulo Addressing. If XWM = 15, X RAGU and X WAGU Modulo Addressing are disabled. Similarly, if YWM = 15, Y AGU Modulo Addressing is disabled.

The X Address Space Pointer W register (XWM), to which Modulo Addressing is to be applied, is stored in MODCON<3:0> (see Table 3-3). Modulo Addressing is enabled for X data space when XWM is set to any value other than 15 and the XMODEN bit is set at MODCON<15>.

The Y Address Space Pointer W register (YWM), to which Modulo Addressing is to be applied, is stored in MODCON<7:4>. Modulo Addressing is enabled for Y data space when YWM is set to any value other than 15 and the YMODEN bit is set at MODCON<14>.

FIGURE 4-1: MODULO ADDRESSING OPERATION EXAMPLE



15.7.1 DEAD-TIME GENERATORS

Each complementary output pair for the PWM module has a 6-bit down counter that is used to produce the dead-time insertion. As shown in Figure 15-4, each dead-time unit has a rising and falling edge detector connected to the duty cycle comparison output.

15.7.2 DEAD-TIME RANGES

The amount of dead time provided by the dead-time unit is selected by specifying the input clock prescaler value and a 6-bit unsigned value.

Four input clock prescaler selections have been provided to allow a suitable range of dead time based on the device operating frequency. The dead-time clock prescaler values are selected using the

DTAPS<1:0> control bits in the DTCON1 SFR. One of four clock prescaler options (T_{CY} , $2 T_{CY}$, $4 T_{CY}$ or $8 T_{CY}$) may be selected.


After the prescaler value is selected, the dead time is adjusted by loading 6-bit unsigned values into the DTCON1 SFR.

The dead-time unit prescaler is cleared on the following events:

- On a load of the down timer due to a duty cycle comparison edge event.
- On a write to the DTCON1 register.
- On any device Reset.

Note: The user should not modify the DTCON1 register value while the PWM module is operating ($PTEN = 1$). Unexpected results may occur.

FIGURE 15-4: DEAD-TIME TIMING DIAGRAM



dsPIC30F4011/4012

NOTES:

16.2 Framed SPI Support

The module supports a basic framed SPI protocol in Master or Slave mode. The control bit, `FRMEN`, enables framed SPI support and causes the `SS1` pin to perform the frame synchronization pulse (FSYNC) function. The control bit, `SPIFSD`, determines whether

the `SS1` pin is an input or an output (i.e., whether the module receives or generates the frame synchronization pulse). The frame pulse is an active-high pulse for a single SPI clock cycle. When frame synchronization is enabled, the data transmission starts only on the subsequent transmit edge of the SPI clock.

FIGURE 16-1: SPI BLOCK DIAGRAM






FIGURE 16-2: SPI MASTER/S�AVE CONNECTION



dsPIC30F4011/4012

FIGURE 17-2: I²C™ BLOCK DIAGRAM



20.9 Module Power-Down Modes

The module has 3 internal power modes. When the ADON bit is '1', the module is in Active mode; it is fully powered and functional. When ADON is '0', the module is in Off mode. The digital and analog portions of the circuit are disabled for maximum current savings. In order to return to the Active mode from Off mode, the user must wait for the ADC circuitry to stabilize.

20.10 A/D Operation During CPU Sleep and Idle Modes

20.10.1 A/D OPERATION DURING CPU SLEEP MODE

When the device enters Sleep mode, all clock sources to the module are shut down and stay at logic '0'.

If Sleep occurs in the middle of a conversion, the conversion is aborted. The converter will not continue with a partially completed conversion on exit from Sleep mode.

Register contents are not affected by the device entering or leaving Sleep mode.

The ADC module can operate during Sleep mode if the A/D clock source is set to RC (ADRC = 1). When the RC clock source is selected, the ADC module waits one instruction cycle before starting the conversion. This allows the SLEEP instruction to be executed, which eliminates all digital switching noise from the conversion. When the conversion is complete, the DONE bit is set and the result is loaded into the ADCBUFx register.

If the A/D interrupt is enabled, the device wakes up from Sleep. If the A/D interrupt is not enabled, the ADC module is then turned off, although the ADON bit remains set.

20.10.2 A/D OPERATION DURING CPU IDLE MODE

The ADSIDL bit selects if the module stops on Idle or continues on Idle. If ADSIDL = 0, the module continues operation on assertion of Idle mode. If ADSIDL = 1, the module stops on Idle.

20.11 Effects of a Reset

A device Reset forces all registers to their Reset state. This forces the ADC module to be turned off, and any conversion and acquisition sequence is aborted. The values that are in the ADCBUFx registers are not modified. The A/D Result register contains unknown data after a Power-on Reset.

20.12 Output Formats

The A/D result is 10 bits wide. The data buffer RAM is also 10 bits wide. The 10-bit data can be read in one of four different formats. The FORM<1:0> bits select the format. Each of the output formats translates to a 16-bit result on the data bus.

Write data will always be in right justified (integer) format.

FIGURE 20-4: A/D OUTPUT DATA FORMATS

| | | | | | | | | | | | | | | | | | | | | |
|--------------------------|--|------------------|------------------|------------------|------------------|------------------|------------------|------------------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| RAM Contents: | <table><tr><td>d09</td><td>d08</td><td>d07</td><td>d06</td><td>d05</td><td>d04</td><td>d03</td><td>d02</td><td>d01</td><td>d00</td></tr></table> | | | | | | | | | | d09 | d08 | d07 | d06 | d05 | d04 | d03 | d02 | d01 | d00 |
| d09 | d08 | d07 | d06 | d05 | d04 | d03 | d02 | d01 | d00 | | | | | | | | | | | |
| Read to Bus: | | | | | | | | | | | | | | | | | | | | |
| Signed Fractional (1.15) | <table><tr><td>$\overline{d09}$</td><td>d08</td><td>d07</td><td>d06</td><td>d05</td><td>d04</td><td>d03</td><td>d02</td><td>d01</td><td>d00</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table> | $\overline{d09}$ | d08 | d07 | d06 | d05 | d04 | d03 | d02 | d01 | d00 | 0 | 0 | 0 | 0 | 0 | 0 | | | |
| $\overline{d09}$ | d08 | d07 | d06 | d05 | d04 | d03 | d02 | d01 | d00 | 0 | 0 | 0 | 0 | 0 | 0 | | | | | |
| Fractional (1.15) | <table><tr><td>d09</td><td>d08</td><td>d07</td><td>d06</td><td>d05</td><td>d04</td><td>d03</td><td>d02</td><td>d01</td><td>d00</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table> | d09 | d08 | d07 | d06 | d05 | d04 | d03 | d02 | d01 | d00 | 0 | 0 | 0 | 0 | 0 | 0 | | | |
| d09 | d08 | d07 | d06 | d05 | d04 | d03 | d02 | d01 | d00 | 0 | 0 | 0 | 0 | 0 | 0 | | | | | |
| Signed Integer | <table><tr><td>$\overline{d09}$</td><td>$\overline{d09}$</td><td>$\overline{d09}$</td><td>$\overline{d09}$</td><td>$\overline{d09}$</td><td>$\overline{d09}$</td><td>$\overline{d09}$</td><td>d08</td><td>d07</td><td>d06</td><td>d05</td><td>d04</td><td>d03</td><td>d02</td><td>d01</td><td>d00</td></tr></table> | $\overline{d09}$ | $\overline{d09}$ | $\overline{d09}$ | $\overline{d09}$ | $\overline{d09}$ | $\overline{d09}$ | $\overline{d09}$ | d08 | d07 | d06 | d05 | d04 | d03 | d02 | d01 | d00 | | | |
| $\overline{d09}$ | $\overline{d09}$ | $\overline{d09}$ | $\overline{d09}$ | $\overline{d09}$ | $\overline{d09}$ | $\overline{d09}$ | d08 | d07 | d06 | d05 | d04 | d03 | d02 | d01 | d00 | | | | | |
| Integer | <table><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>d09</td><td>d08</td><td>d07</td><td>d06</td><td>d05</td><td>d04</td><td>d03</td><td>d02</td><td>d01</td><td>d00</td></tr></table> | 0 | 0 | 0 | 0 | 0 | 0 | d09 | d08 | d07 | d06 | d05 | d04 | d03 | d02 | d01 | d00 | | | |
| 0 | 0 | 0 | 0 | 0 | 0 | d09 | d08 | d07 | d06 | d05 | d04 | d03 | d02 | d01 | d00 | | | | | |

TABLE 20-2: ADC REGISTER MAP⁽¹⁾

| SFR Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset State |
|----------|-------|--------------|--------|---------|-----------|------------|--------|--------------------|----------------------|----------------------|----------------------|-----------|-------|------------|-------|-------|-------|---------------------|
| ADCBUF0 | 0280 | — | — | — | — | — | — | ADC Data Buffer 0 | | | | | | | | | | 0000 00uu uuuu uuuu |
| ADCBUF1 | 0282 | — | — | — | — | — | — | ADC Data Buffer 1 | | | | | | | | | | 0000 00uu uuuu uuuu |
| ADCBUF2 | 0284 | — | — | — | — | — | — | ADC Data Buffer 2 | | | | | | | | | | 0000 00uu uuuu uuuu |
| ADCBUF3 | 0286 | — | — | — | — | — | — | ADC Data Buffer 3 | | | | | | | | | | 0000 00uu uuuu uuuu |
| ADCBUF4 | 0288 | — | — | — | — | — | — | ADC Data Buffer 4 | | | | | | | | | | 0000 00uu uuuu uuuu |
| ADCBUF5 | 028A | — | — | — | — | — | — | ADC Data Buffer 5 | | | | | | | | | | 0000 00uu uuuu uuuu |
| ADCBUF6 | 028C | — | — | — | — | — | — | ADC Data Buffer 6 | | | | | | | | | | 0000 00uu uuuu uuuu |
| ADCBUF7 | 028E | — | — | — | — | — | — | ADC Data Buffer 7 | | | | | | | | | | 0000 00uu uuuu uuuu |
| ADCBUF8 | 0290 | — | — | — | — | — | — | ADC Data Buffer 8 | | | | | | | | | | 0000 00uu uuuu uuuu |
| ADCBUF9 | 0292 | — | — | — | — | — | — | ADC Data Buffer 9 | | | | | | | | | | 0000 00uu uuuu uuuu |
| ADCBUFA | 0294 | — | — | — | — | — | — | ADC Data Buffer 10 | | | | | | | | | | 0000 00uu uuuu uuuu |
| ADCBUFB | 0296 | — | — | — | — | — | — | ADC Data Buffer 11 | | | | | | | | | | 0000 00uu uuuu uuuu |
| ADCBUFC | 0298 | — | — | — | — | — | — | ADC Data Buffer 12 | | | | | | | | | | 0000 00uu uuuu uuuu |
| ADCBUFD | 029A | — | — | — | — | — | — | ADC Data Buffer 13 | | | | | | | | | | 0000 00uu uuuu uuuu |
| ADCBUFE | 029C | — | — | — | — | — | — | ADC Data Buffer 14 | | | | | | | | | | 0000 00uu uuuu uuuu |
| ADCBUFF | 029E | — | — | — | — | — | — | ADC Data Buffer 15 | | | | | | | | | | 0000 00uu uuuu uuuu |
| ADCON1 | 02A0 | ADON | — | ADSIDL | — | — | — | FORM<1:0> | | SSRC<2:0> | | | — | SIMSAM | ASAM | SAMP | DONE | 0000 0000 0000 0000 |
| ADCON2 | 02A2 | VCFG<2:0> | | | — | — | CSCNA | CHPS<1:0> | | BUFS | — | SMPI<3:0> | | | | BUFM | ALTS | 0000 0000 0000 0000 |
| ADCON3 | 02A4 | — | — | — | SAMC<4:0> | | | | | ADRC | — | ADCS<5:0> | | | | | | 0000 0000 0000 0000 |
| ADCHS | 02A6 | CH123NB<1:0> | | CH123SB | CH0NB | CH0SB<3:0> | | | | CH123NA<1:0> | | CH123SA | CH0NA | CH0SA<3:0> | | | | 0000 0000 0000 0000 |
| ADPCFG | 02A8 | — | — | — | — | — | — | — | PCFG8 ⁽²⁾ | PCFG7 ⁽²⁾ | PCFG6 ⁽²⁾ | PCFG5 | PCFG4 | PCFG3 | PCFG2 | PCFG1 | PCFG0 | 0000 0000 0000 0000 |
| ADCSSL | 02AA | — | — | — | — | — | — | — | CSSL8 ⁽²⁾ | CSSL7 ⁽²⁾ | CSSL6 ⁽²⁾ | CSSL5 | CSSL4 | CSSL3 | CSSL2 | CSSL1 | CSSL0 | 0000 0000 0000 0000 |

Legend: u = uninitialized bit; — = unimplemented bit, read as '0'

Note 1: Refer to the “dsPIC30F Family Reference Manual” (DS70046) for descriptions of register bit fields.

Note 2: These bits are not available on dsPIC30F4012 devices.

21.2.7 FAIL-SAFE CLOCK MONITOR

The Fail-Safe Clock Monitor (FSCM) allows the device to continue to operate even in the event of an oscillator failure. The FSCM function is enabled by appropriately programming the FCKSM<1:0> Configuration bits (Clock Switch and Monitor Selection bits) in the FOSC device Configuration register. If the FSCM function is enabled, the LPRC internal oscillator runs at all times (except during Sleep mode) and is not subject to control by the SWDTEN bit.

In the event of an oscillator failure, the FSCM generates a clock failure trap event and switches the system clock over to the FRC oscillator. The user then has the option to either attempt to restart the oscillator or execute a controlled shutdown. The user may decide to treat the trap as a warm Reset by simply loading the Reset address into the oscillator fail trap vector. In this event, the CF (Clock Fail) status bit (OSCCON<3>) is also set whenever a clock failure is recognized.

In the event of a clock failure, the WDT is unaffected and continues to run on the LPRC clock.

If the oscillator has a very slow start-up time coming out of POR, BOR or Sleep, it is possible that the PWRT timer will expire before the oscillator has started. In such cases, the FSCM is activated. The FSCM initiates a clock failure trap, and the COSC<1:0> bits are loaded with the Fast RC (FRC) oscillator selection. This effectively shuts off the original oscillator that was trying to start.

The user may detect this situation and restart the oscillator in the clock fail trap Interrupt Service Routine (ISR).

Upon a clock failure detection, the FSCM module initiates a clock switch to the FRC oscillator as follows:

1. The COSC<1:0> bits (OSCCON<13:12>) are loaded with the FRC oscillator selection value.
2. CF bit is set (OSCCON<3>).
3. OSWEN control bit (OSCCON<0>) is cleared.

For the purpose of clock switching, the clock sources are sectioned into four groups:

- Primary
- Secondary
- Internal FRC
- Internal LPRC

The user can switch between these functional groups but cannot switch between options within a group. If the primary group is selected, then the choice within the group is always determined by the FPR<3:0> Configuration bits.

The OSCCON register holds the control and status bits related to clock switching.

- COSC<1:0>: Read-only status bits always reflect the current oscillator group in effect.
- NOSC<1:0>: Control bits which are written to indicate the new oscillator group of choice.
 - On POR and BOR, COSC<1:0> and NOSC<1:0> are both loaded with the Configuration bit values, FOS<1:0>.
- LOCK: The LOCK status bit indicates a PLL lock.
- CF: Read-only status bit indicating if a clock fail detect has occurred.
- OSWEN: Control bit changes from a '0' to a '1' when a clock transition sequence is initiated. Clearing the OSWEN control bit aborts a clock transition in progress (used for hang-up situations).

If Configuration bits, FCKSM<1:0> = 1x, then the clock switching and Fail-Safe Clock Monitor functions are disabled. This is the default Configuration bit setting.

If clock switching is disabled, then the FOS<1:0> and FPR<3:0> bits directly control the oscillator selection, and the COSC<1:0> bits do not control the clock selection. However, these bits do reflect the clock source selection.

Note: The application should not attempt to switch to a clock of frequency lower than 100 kHz when the Fail-Safe Clock Monitor is enabled. If such clock switching is performed, the device may generate an oscillator fail trap and switch to the Fast RC (FRC) oscillator.

21.2.8 PROTECTION AGAINST ACCIDENTAL WRITES TO OSCCON

A write to the OSCCON register is intentionally made difficult because it controls clock switching and clock scaling.

To write to the OSCCON low byte, the following code sequence must be executed without any other instructions in between:

```
Byte Write 0x46 to OSCCON low
Byte Write 0x57 to OSCCON low
```

Byte Write is allowed for one instruction cycle. Write the desired value or use bit manipulation instruction.

To write to the OSCCON high byte, the following instructions must be executed without any other instructions in between:

```
Byte Write 0x78 to OSCCON high
Byte Write 0x9A to OSCCON high
```

Byte Write is allowed for one instruction cycle. Write the desired value or use bit manipulation instruction.

dsPIC30F4011/4012

TABLE 22-2: INSTRUCTION SET OVERVIEW (CONTINUED)

| Base Instr # | Assembly Mnemonic | Assembly Syntax | Description | # of words | # of cycles | Status Flags Affected |
|--------------|-------------------|------------------------|---------------------------------------|------------|-------------|--------------------------|
| 66 | RRNC | RRNC f | f = Rotate Right (No Carry) f | 1 | 1 | N, Z |
| | | RRNC f, WREG | WREG = Rotate Right (No Carry) f | 1 | 1 | N, Z |
| | | RRNC Ws, Wd | Wd = Rotate Right (No Carry) Ws | 1 | 1 | N, Z |
| 67 | SAC | SAC Acc, #Slit4, Wdo | Store Accumulator | 1 | 1 | None |
| | | SAC.R Acc, #Slit4, Wdo | Store Rounded Accumulator | 1 | 1 | None |
| 68 | SE | SE Ws, Wnd | Wnd = sign-extended Ws | 1 | 1 | C, N, Z |
| 69 | SETM | SETM f | f = 0xFFFF | 1 | 1 | None |
| | | SETM WREG | WREG = 0xFFFF | 1 | 1 | None |
| | | SETM Ws | Ws = 0xFFFF | 1 | 1 | None |
| 70 | SFTAC | SFTAC Acc, Wn | Arithmetic Shift Accumulator by (Wn) | 1 | 1 | OA, OB, OAB, SA, SB, SAB |
| | | SFTAC Acc, #Slit6 | Arithmetic Shift Accumulator by Slit6 | 1 | 1 | OA, OB, OAB, SA, SB, SAB |
| 71 | SL | SL f | f = Left Shift f | 1 | 1 | C, N, OV, Z |
| | | SL f, WREG | WREG = Left Shift f | 1 | 1 | C, N, OV, Z |
| | | SL Ws, Wd | Wd = Left Shift Ws | 1 | 1 | C, N, OV, Z |
| | | SL Wb, Wns, Wnd | Wnd = Left Shift Wb by Wns | 1 | 1 | N, Z |
| | | SL Wb, #lit5, Wnd | Wnd = Left Shift Wb by lit5 | 1 | 1 | N, Z |
| 72 | SUB | SUB Acc | Subtract Accumulators | 1 | 1 | OA, OB, OAB, SA, SB, SAB |
| | | SUB f | f = f – WREG | 1 | 1 | C, DC, N, OV, Z |
| | | SUB f, WREG | WREG = f – WREG | 1 | 1 | C, DC, N, OV, Z |
| | | SUB #lit10, Wn | Wn = Wn – lit10 | 1 | 1 | C, DC, N, OV, Z |
| | | SUB Wb, Ws, Wd | Wd = Wb – Ws | 1 | 1 | C, DC, N, OV, Z |
| | | SUB Wb, #lit5, Wd | Wd = Wb – lit5 | 1 | 1 | C, DC, N, OV, Z |
| 73 | SUBB | SUBB f | f = f – WREG – (\overline{C}) | 1 | 1 | C, DC, N, OV, Z |
| | | SUBB f, WREG | WREG = f – WREG – (\overline{C}) | 1 | 1 | C, DC, N, OV, Z |
| | | SUBB #lit10, Wn | Wn = Wn – lit10 – (\overline{C}) | 1 | 1 | C, DC, N, OV, Z |
| | | SUBB Wb, Ws, Wd | Wd = Wb – Ws – (\overline{C}) | 1 | 1 | C, DC, N, OV, Z |
| | | SUBB Wb, #lit5, Wd | Wd = Wb – lit5 – (\overline{C}) | 1 | 1 | C, DC, N, OV, Z |
| 74 | SUBR | SUBR f | f = WREG – f | 1 | 1 | C, DC, N, OV, Z |
| | | SUBR f, WREG | WREG = WREG – f | 1 | 1 | C, DC, N, OV, Z |
| | | SUBR Wb, Ws, Wd | Wd = Ws – Wb | 1 | 1 | C, DC, N, OV, Z |
| | | SUBR Wb, #lit5, Wd | Wd = lit5 – Wb | 1 | 1 | C, DC, N, OV, Z |
| 75 | SUBBR | SUBBR f | f = WREG – f – (\overline{C}) | 1 | 1 | C, DC, N, OV, Z |
| | | SUBBR f, WREG | WREG = WREG – f – (\overline{C}) | 1 | 1 | C, DC, N, OV, Z |
| | | SUBBR Wb, Ws, Wd | Wd = Ws – Wb – (\overline{C}) | 1 | 1 | C, DC, N, OV, Z |
| | | SUBBR Wb, #lit5, Wd | Wd = lit5 – Wb – (\overline{C}) | 1 | 1 | C, DC, N, OV, Z |
| 76 | SWAP | SWAP.b Wn | Wn = nibble swap Wn | 1 | 1 | None |
| | | SWAP Wn | Wn = byte swap Wn | 1 | 1 | None |
| 77 | TBLRDH | TBLRDH Ws, Wd | Read Prog<23:16> to Wd<7:0> | 1 | 2 | None |
| 78 | TBLRDL | TBLRDL Ws, Wd | Read Prog<15:0> to Wd | 1 | 2 | None |
| 79 | TBLWTH | TBLWTH Ws, Wd | Write Ws<7:0> to Prog<23:16> | 1 | 2 | None |
| 80 | TBLWTL | TBLWTL Ws, Wd | Write Ws to Prog<15:0> | 1 | 2 | None |
| 81 | ULNK | ULNK | Unlink Frame Pointer | 1 | 1 | None |
| 82 | XOR | XOR f | f = f .XOR. WREG | 1 | 1 | N, Z |
| | | XOR f, WREG | WREG = f .XOR. WREG | 1 | 1 | N, Z |
| | | XOR #lit10, Wn | Wd = lit10 .XOR. Wd | 1 | 1 | N, Z |
| | | XOR Wb, Ws, Wd | Wd = Wb .XOR. Ws | 1 | 1 | N, Z |
| | | XOR Wb, #lit5, Wd | Wd = Wb .XOR. lit5 | 1 | 1 | N, Z |
| 83 | ZE | ZE Ws, Wnd | Wnd = Zero-Extend Ws | 1 | 1 | C, N, Z |

TABLE 24-16: INTERNAL CLOCK TIMING EXAMPLES

| Clock Oscillator Mode | Fosc (MHz) ⁽¹⁾ | Tcy (μsec) ⁽²⁾ | MIPS w/o PLL ⁽³⁾ | MIPS w/PLL x4 ⁽³⁾ | MIPS w/PLL x8 ⁽³⁾ | MIPS w/PLL x16 ⁽³⁾ |
|-----------------------|---------------------------|---------------------------|-----------------------------|------------------------------|------------------------------|-------------------------------|
| EC | 0.200 | 20.0 | 0.05 | — | — | — |
| | 4 | 1.0 | 1.0 | 4.0 | 8.0 | 16.0 |
| | 10 | 0.4 | 2.5 | 10.0 | 20.0 | — |
| | 25 | 0.16 | 6.25 | — | — | — |
| XT | 4 | 1.0 | 1.0 | 4.0 | 8.0 | 16.0 |
| | 10 | 0.4 | 2.5 | 10.0 | 20.0 | — |

Note 1: Assumption: Oscillator postscaler is divide by 1.

2: Instruction Execution Cycle Time: Tcy = 1/MIPS.

3: Instruction Execution Frequency: MIPS = (Fosc * PLLx)/4, since there are 4 Q clocks per instruction cycle.

TABLE 24-20: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER AND BROWN-OUT RESET TIMING REQUIREMENTS

| AC CHARACTERISTICS | | | Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended | | | | |
|--------------------|-------------------------|--|---|--------------------|-------------------|----------------|--|
| Param No. | Symbol | Characteristic ⁽¹⁾ | Min | Typ ⁽²⁾ | Max | Units | Conditions |
| SY10 | TmCL | MCLR Pulse Width (low) | 2 | — | — | μs | -40°C to +85°C |
| SY11 | TPWRT | Power-up Timer Period | 2 8 32 | 4 16 64 | 6 24 96 | ms | -40°C to +85°C, VDD = 5V User programmable |
| SY12 | TPOR | Power-on Reset Delay | 3 | 10 | 30 | μs | -40°C to +85°C |
| SY13 | TIOZ | I/O High-Impedance from MCLR Low or Watchdog Timer Reset | — | 0.8 | 1.0 | μs | |
| SY20 | TWDT1 TWDT2 TWDT3 | Watchdog Timer Time-out Period (No Prescaler) | 0.6 0.8 1.0 | 2.0 2.0 2.0 | 3.4 3.2 3.0 | ms ms ms | VDD = 2.5V VDD = 3.3V, ±10% VDD = 5V, ±10% |
| SY25 | TBOR | Brown-out Reset Pulse Width ⁽³⁾ | 100 | — | — | μs | VDD ≤ VBOR (D034) |
| SY30 | TOST | Oscillation Start-up Timer Period | — | 1024 TOSC | — | — | TOSC = OSC1 period |
| SY35 | TFSCM | Fail-Safe Clock Monitor Delay | — | 500 | 900 | μs | -40°C to +85°C |

Note 1: These parameters are characterized but not tested in manufacturing.

Note 2: Data in "Typ" column is at 5V, 25°C unless otherwise stated.

Note 3: Refer to Figure 24-1 and Table 24-10 for BOR.

FIGURE 24-6: BAND GAP START-UP TIME CHARACTERISTICS




TABLE 24-21: BAND GAP START-UP TIME REQUIREMENTS

| AC CHARACTERISTICS | | | Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended | | | | |
|--------------------|--------|-------------------------------|--|--------------------|-----|-------|---|
| Param No. | Symbol | Characteristic ⁽¹⁾ | Min | Typ ⁽²⁾ | Max | Units | Conditions |
| SY40 | TBGAP | Band Gap Start-up Time | — | 40 | 65 | μs | Defined as the time between the instant that the band gap is enabled and the moment that the band gap reference voltage is stable (RCON<13> status bit) |

Note 1: These parameters are characterized but not tested in manufacturing.

Note 2: Data in "Typ" column is at 5V, 25°C unless otherwise stated.

dsPIC30F4011/4012

FIGURE 24-7: TIMERx EXTERNAL CLOCK TIMING CHARACTERISTICS




TABLE 24-22: TIMER1 EXTERNAL CLOCK TIMING REQUIREMENTS

| AC CHARACTERISTICS | | | | Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated) | | | | |
|--------------------|-----------|---|-----------------------------|---|-----|--------------|-------|------------------------------------|
| | | | | Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for Extended | | | | |
| Param No. | Symbol | Characteristic | | Min | Typ | Max | Units | Conditions |
| TA10 | TtxH | T1CK High Time | Synchronous, no prescaler | $0.5 T_{CY} + 20$ | — | — | ns | Must also meet parameter TA15 |
| | | | Synchronous, with prescaler | 10 | — | — | ns | |
| | | | Asynchronous | 10 | — | — | ns | |
| TA11 | TtxL | T1CK Low Time | Synchronous, no prescaler | $0.5 T_{CY} + 20$ | — | — | ns | Must also meet parameter TA15 |
| | | | Synchronous, with prescaler | 10 | — | — | ns | |
| | | | Asynchronous | 10 | — | — | ns | |
| TA15 | TtxP | T1CK Input Period | Synchronous, no prescaler | $T_{CY} + 10$ | — | — | ns | N = prescale value (1, 8, 64, 256) |
| | | | Synchronous, with prescaler | Greater of: 20 ns or $(T_{CY} + 40)/N$ | — | — | — | |
| | | | Asynchronous | 20 | — | — | ns | |
| OS60 | Ft1 | SOSCO/T1CK Oscillator Input frequency Range (oscillator enabled by setting bit, TCS (T1CON<1>)) | | DC | — | 50 | kHz | |
| TA20 | TCKEXTMRL | Delay from External T1CK Clock Edge to Timer Increment | | $0.5 T_{CY}$ | — | $1.5 T_{CY}$ | — | |

FIGURE 24-14: QEA/QEB INPUT CHARACTERISTICS




TABLE 24-30: QUADRATURE DECODER TIMING REQUIREMENTS

| AC CHARACTERISTICS | | | Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated) Operating temperature -40°C ≤ T _A ≤ +85°C for Industrial -40°C ≤ T _A ≤ +125°C for Extended | | | |
|--------------------|-------------------|--|---|-----|-------|--|
| Param No. | Symbol | Characteristic ⁽¹⁾ | Typ ⁽²⁾ | Max | Units | Conditions |
| TQ30 | TQU _L | Quadrature Input Low Time | 6 T _{CY} | — | ns | |
| TQ31 | TQU _H | Quadrature Input High Time | 6 T _{CY} | — | ns | |
| TQ35 | TQU _{IN} | Quadrature Input Period | 12 T _{CY} | — | ns | |
| TQ36 | TQU _P | Quadrature Phase Period | 3 T _{CY} | — | ns | |
| TQ40 | TQU _{FL} | Filter Time to Recognize Low, with Digital Filter | 3 * N * T _{CY} | — | ns | N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 2) |
| TQ41 | TQU _{FH} | Filter Time to Recognize High, with Digital Filter | 3 * N * T _{CY} | — | ns | N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 2) |

Note 1: These parameters are characterized but not tested in manufacturing.

Note 2: N = Index Channel Digital Filter Clock Divide Select bits. Refer to **Section 16. “Quadrature Encoder Interface (QEI)”** in the “dsPIC30F Family Reference Manual” (DS70046).

dsPIC30F4011/4012

TABLE 24-36: I²C™ BUS DATA TIMING REQUIREMENTS (MASTER MODE)

| AC CHARACTERISTICS | | | | Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended | | | |
|--------------------|---------|----------------------------|---------------------------|---|------|-------|---|
| Param No. | Symbol | Characteristic | | Min ⁽¹⁾ | Max | Units | Conditions |
| IM10 | TLO:SCL | Clock Low Time | 100 kHz mode | Tcy/2 (BRG + 1) | — | μs | |
| | | | 400 kHz mode | Tcy/2 (BRG + 1) | — | μs | |
| | | | 1 MHz mode ⁽²⁾ | Tcy/2 (BRG + 1) | — | μs | |
| IM11 | THI:SCL | Clock High Time | 100 kHz mode | Tcy/2 (BRG + 1) | — | μs | |
| | | | 400 kHz mode | Tcy/2 (BRG + 1) | — | μs | |
| | | | 1 MHz mode ⁽²⁾ | Tcy/2 (BRG + 1) | — | μs | |
| IM20 | TF:SCL | SDA and SCL Fall Time | 100 kHz mode | — | 300 | ns | Cb is specified to be from 10 to 400 pF |
| | | | 400 kHz mode | 20 + 0.1 Cb | 300 | ns | |
| | | | 1 MHz mode ⁽²⁾ | — | 100 | ns | |
| IM21 | TR:SCL | SDA and SCL Rise Time | 100 kHz mode | — | 1000 | ns | Cb is specified to be from 10 to 400 pF |
| | | | 400 kHz mode | 20 + 0.1 Cb | 300 | ns | |
| | | | 1 MHz mode ⁽²⁾ | — | 300 | ns | |
| IM25 | TSU:DAT | Data Input Setup Time | 100 kHz mode | 250 | — | ns | |
| | | | 400 kHz mode | 100 | — | ns | |
| | | | 1 MHz mode ⁽²⁾ | — | — | ns | |
| IM26 | THD:DAT | Data Input Hold Time | 100 kHz mode | 0 | — | ns | |
| | | | 400 kHz mode | 0 | 0.9 | μs | |
| | | | 1 MHz mode ⁽²⁾ | — | — | ns | |
| IM30 | TSU:STA | Start Condition Setup Time | 100 kHz mode | Tcy/2 (BRG + 1) | — | μs | Only relevant for Repeated Start condition |
| | | | 400 kHz mode | Tcy/2 (BRG + 1) | — | μs | |
| | | | 1 MHz mode ⁽²⁾ | Tcy/2 (BRG + 1) | — | μs | |
| IM31 | THD:STA | Start Condition Hold Time | 100 kHz mode | Tcy/2 (BRG + 1) | — | μs | After this period, the first clock pulse is generated |
| | | | 400 kHz mode | Tcy/2 (BRG + 1) | — | μs | |
| | | | 1 MHz mode ⁽²⁾ | Tcy/2 (BRG + 1) | — | μs | |
| IM33 | TSU:STO | Stop Condition Setup Time | 100 kHz mode | Tcy/2 (BRG + 1) | — | μs | |
| | | | 400 kHz mode | Tcy/2 (BRG + 1) | — | μs | |
| | | | 1 MHz mode ⁽²⁾ | Tcy/2 (BRG + 1) | — | μs | |
| IM34 | THD:STO | Stop Condition Hold Time | 100 kHz mode | Tcy/2 (BRG + 1) | — | ns | |
| | | | 400 kHz mode | Tcy/2 (BRG + 1) | — | ns | |
| | | | 1 MHz mode ⁽²⁾ | Tcy/2 (BRG + 1) | — | ns | |
| IM40 | TAA:SCL | Output Valid From Clock | 100 kHz mode | — | 3500 | ns | |
| | | | 400 kHz mode | — | 1000 | ns | |
| | | | 1 MHz mode ⁽²⁾ | — | — | ns | |
| IM45 | TBF:SDA | Bus Free Time | 100 kHz mode | 4.7 | — | μs | Time the bus must be free before a new transmission can start |
| | | | 400 kHz mode | 1.3 | — | μs | |
| | | | 1 MHz mode ⁽²⁾ | — | — | μs | |
| IM50 | CB | Bus Capacitive Loading | | — | 400 | pF | |

Note 1: BRG is the value of the I²C Baud Rate Generator. Refer to **Section 21. “Inter-Integrated Circuit (I²C™)”** in the “dsPIC30F Family Reference Manual” (DS70046).

2: Maximum pin capacitance = 10 pF for all I²C pins (for 1 MHz mode only).

dsPIC30F4011/4012

Revision G (December 2010)

This revision includes minor typographical and formatting changes throughout the data sheet text.

The major changes are referenced by their respective section in Table A-1.

TABLE A-1: MAJOR SECTION UPDATES

| Section Name | Update Description |
|--|--|
| “High-Performance, 16-Bit Digital Signal Controllers” | Added Note 1 to all QFN pin diagrams (see “Pin Diagrams”). |
| Section 15.0 “Motor Control PWM Module” | Added the IUE bit (PWMCON2<2>) to the PWM Register Map (see Table 15-1). Updated the PWM Period equations (see Equation 15-1 and Equation 15-2). |
| Section 21.0 “System Integration” | Added a shaded note on OSCTUN functionality in Section 21.2.5 “Fast RC Oscillator (FRC)” . |
| Section 24.0 “Electrical Characteristics” | Updated the maximum value for parameter DI19 and the minimum value for parameter DI29 in the I/O Pin Input Specifications (see Table 24-8). Removed parameter D136 and updated the minimum, typical, maximum, and conditions for parameters D122 and D134 in the Program and EEPROM specifications (see Table 24-11). |
| “Product Identification System” | Added the “ML” package definition. |

M

| | |
|--|-----|
| Microchip Internet Web Site | 235 |
| Modulo Addressing | 38 |
| Applicability | 40 |
| Operation Example | 39 |
| Start and End Address | 39 |
| W Address Register Selection | 39 |
| Motor Control PWM Module | 95 |
| Register Map | 105 |
| MPLAB ASM30 Assembler, Linker, Librarian | 172 |
| MPLAB Integrated Development Environment Software .. | 171 |
| MPLAB PM3 Device Programmer | 174 |
| MPLAB REAL ICE In-Circuit Emulator System | 173 |
| MPLINK Object Linker/MPLIB Object Librarian | 172 |

O

| | |
|--------------------------------------|-----|
| Operating MIPS vs. Voltage | 176 |
| Oscillator | |
| Configurations | 152 |
| Fail-Safe Clock Monitor | 154 |
| Fast RC (FRC) | 153 |
| Initial Clock Source Selection | 152 |
| Low-Power RC (LPRC) | 153 |
| LP | 153 |
| Phase Locked Loop (PLL) | 153 |
| Start-up Timer (OST) | 152 |
| Operating Modes (Table) | 150 |
| Oscillator Selection | 149 |
| Output Compare Module | 83 |
| During CPU Idle Mode | 86 |
| During CPU Sleep Mode | 86 |
| Interrupts | 86 |
| Register Map | 87 |

P

| | |
|---|-----|
| Packaging | 219 |
| Details | 221 |
| Marking | 219 |
| Pinout Descriptions | |
| dsPIC30F4011 | 12 |
| dsPIC30F4012 | 14 |
| POR. See Power-on Reset. | |
| Position Measurement Mode | 91 |
| Power-Saving Modes | 159 |
| Idle | 160 |
| Sleep | 159 |
| Power-Saving Modes (Sleep and Idle) | 149 |
| Program Address Space | 25 |
| Construction | 26 |
| Data Access From Program Memory Using Table In- | |
| structions | 27 |
| Data Access From, Address Generation | 26 |
| Memory Map | 25 |
| Table Instructions | |
| TBLRDH | 27 |
| TBLRDL | 27 |
| TBLWTH | 27 |
| TBLWTL | 27 |
| Program Counter | 18 |
| Program Data Table Access (lsw) | 27 |
| Program Data Table Access (MSB) | 28 |
| Program Space Visibility | |
| Window into Program Space Operation | 29 |
| Programmable Digital Noise Filters | 91 |
| Programmer's Model | 18 |

| | |
|--|-----|
| Diagram | 19 |
| Programming Operations | 51 |
| Algorithm for Program Flash | 51 |
| Erasing a Row of Program Memory | 51 |
| Initiating the Programming Sequence | 52 |
| Loading Write Latches | 52 |
| Protection Against Accidental Writes to OSCCON | 154 |
| PWM Duty Cycle Comparison Units | 100 |
| Duty Cycle Register Buffers | 100 |
| PWM Fault Pin | 103 |
| Enable Bits | 103 |
| Fault States | 103 |
| Input Modes | 103 |
| Cycle-by-Cycle | 103 |
| Latched | 103 |
| PWM Operation During CPU Idle Mode | 104 |
| PWM Operation During CPU Sleep Mode | 104 |
| PWM Output and Polarity Control | 103 |
| Output Pin Control | 103 |
| PWM Output Override | 102 |
| Complementary Output Mode | 102 |
| Synchronization | 102 |
| PWM Period | 98 |
| PWM Special Event Trigger | 104 |
| Postscaler | 104 |
| PWM Time Base | 97 |
| Continuous Up/Down Count Modes | 97 |
| Double Update Mode | 98 |
| Free-Running Mode | 97 |
| Postscaler | 98 |
| Prescaler | 98 |
| Single-Shot Mode | 97 |
| PWM Update Lockout | 104 |

Q

| | |
|---|----|
| QEI Module | |
| Operation During CPU Sleep Mode | 91 |
| Timer Operation During CPU Sleep Mode | 91 |
| Quadrature Encoder Interface (QEI) | 89 |
| Interrupts | 92 |
| Logic | 90 |
| Operation During CPU Idle Mode | 92 |
| Register Map | 93 |
| Timer Operation During CPU Idle Mode | 92 |

R

| | |
|--|----------|
| Reader Response | 236 |
| Reset | 149, 155 |
| BOR, Programmable | 157 |
| Oscillator Start-up Timer (OST) | 149 |
| POR | 155 |
| Long Crystal Start-up Time | 157 |
| Operating Without FSCM and PWRT | 157 |
| Power-on Reset (POR) | 149 |
| Power-up Timer (PWRT) | 149 |
| Programmable Brown-out Reset (BOR) | 149 |
| Reset Sequence | 45 |
| Reset Sources | 45 |
| Revision History | 227 |
| RTSP | |
| Control Registers | 50 |
| NVMADR | 50 |
| NVMADRU | 50 |
| NVMCON | 50 |
| NVMKEY | 50 |
| Operation | 50 |

dsPIC30F4011/4012

S

| | |
|---|-----|
| Simple Capture Event Mode | |
| Capture Buffer Operation | 80 |
| Capture Prescaler | 80 |
| Hall Sensor Mode | 80 |
| Timer2 and Timer3 Selection Mode | 80 |
| Simple Output Compare Match Mode | 84 |
| Simple PWM Mode | 84 |
| Input Pin Fault Protection | 84 |
| Period | 85 |
| Single Pulse PWM Operation | 102 |
| Software Simulator (MPLAB SIM) | 173 |
| Software Stack Pointer, Frame Pointer | 18 |
| CALL Stack Frame | 33 |
| SPI Module | 107 |
| Framed SPI Support | 108 |
| Operating Function Description | 107 |
| Operation During CPU Idle Mode | 109 |
| Operation During CPU Sleep Mode | 109 |
| Register Map | 110 |
| SDO1 Disable | 107 |
| Slave Select Synchronization | 109 |
| Word and Byte Communication | 107 |
| STATUS Register | 18 |
| System Integration | |
| Overview | 149 |
| Register Map | 162 |

T

| | |
|--|-----|
| Thermal Operating Conditions | 176 |
| Thermal Packaging Characteristics | 176 |
| Timer1 Module | |
| 16-bit Asynchronous Counter Mode | 65 |
| 16-bit Synchronous Counter Mode | 65 |
| 16-bit Timer Mode | 65 |
| Gate Operation | 66 |
| Interrupt | 67 |
| Operation During Sleep Mode | 66 |
| Prescaler | 66 |
| Real-Time Clock | 67 |
| RTC Interrupts | 67 |
| RTC Oscillator Operation | 67 |
| Register Map | 68 |
| Timer2 and Timer3 Selection Mode | 84 |
| Timer2/3 Module | |
| 16-bit Timer Mode | 69 |
| 32-bit Synchronous Counter Mode | 69 |
| 32-bit Timer Mode | 69 |
| ADC Event Trigger | 72 |
| Gate Operation | 72 |
| Interrupt | 72 |
| Operation During Sleep Mode | 72 |
| Register Map | 73 |
| Timer Prescaler | 72 |
| Timer4/5 Module | 75 |
| Register Map | 77 |
| Timing Diagram | |
| A/D Conversion | |
| 10-Bit High-Speed (CHPS<1:0> = 01, SIMSAM = 0, ASAM = 1, SSRC<2:0> = 111, SAMC<4:0> = 00001) | 216 |
| I ² C Bus Data (Slave Mode) | 209 |
| Timing Diagrams | |
| A/D Conversion | |
| 10-Bit High-Speed (CHPS<1:0> = 01, SIMSAM = 0, ASAM = 0, SSRC<2:0> = 000) | 215 |

| | |
|--|-----|
| Band Gap Start-up Time | 191 |
| CAN Bit | 132 |
| CAN Module I/O | 211 |
| Center-Aligned PWM | 99 |
| CLKO and I/O | 189 |
| Dead-Time Timing | 101 |
| Edge-Aligned PWM | 99 |
| External Clock | 184 |
| I ² C Bus Data (Master Mode) | 207 |
| I ² C Bus Start/Stop Bits (Master Mode) | 207 |
| I ² C Bus Start/Stop Bits (Slave Mode) | 209 |
| Input Capture | 195 |
| Motor Control PWM | 198 |
| Motor Control PWM Module Fault | 198 |
| Output Compare | 196 |
| Output Compare/PWM | 197 |
| PWM Output | 85 |
| QE1 Module External Clock | 194 |
| QE1 Module Index Pulse | 200 |
| Reset, Watchdog Timer, Oscillator Start-up Timer and Power-up Timer | 190 |
| SPI Master Mode (CKE = 0) | 201 |
| SPI Master Mode (CKE = 1) | 202 |
| SPI Slave Mode (CKE = 0) | 203 |
| SPI Slave Mode (CKE = 1) | 205 |
| Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1 | 156 |
| Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 2 | 156 |
| Time-out Sequence on Power-up (MCLR Tied to VDD) | 156 |
| Timerx External Clock | 192 |
| Timing Requirements | |
| A/D Conversion | |
| 10-Bit High-Speed | 217 |
| Band Gap Start-up Time | 191 |
| CAN Module I/O | 211 |
| CLKO and I/O | 189 |
| External Clock | 185 |
| I ² C Bus Data (Master Mode) | 208 |
| I ² C Bus Data (Slave Mode) | 210 |
| Input Capture | 195 |
| Motor Control PWM | 198 |
| Output Compare | 196 |
| QE1 Module External Clock | 194 |
| QE1 Module Index Pulse | 200 |
| Quadrature Decoder | 199 |
| Reset, Watchdog Timer, Oscillator Start-up Timer and Power-up Timer | 191 |
| Simple Output Compare/PWM Mode | 197 |
| SPI Master Mode (CKE = 0) | 201 |
| SPI Master Mode (CKE = 1) | 202 |
| SPI Slave Mode (CKE = 0) | 204 |
| SPI Slave Mode (CKE = 1) | 206 |
| Timer1 External Clock | 192 |
| Timer2 and Timer4 External Clock | 193 |
| Timer3 and Timer5 External Clock | 193 |
| Timing Specifications | |
| PLL Clock | 186 |
| PLL Jitter | 186 |
| Trap Vectors | 46 |
| Traps | 45 |
| Hard and Soft | 46 |
| Trap Sources | 45 |