

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"


Details

E·XFI

2 0 0 0 0 0	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	30 MIPs
Connectivity	CANbus, I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, Motor Control PWM, QEI, POR, PWM, WDT
Number of I/O	30
Program Memory Size	48KB (16K x 24)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	A/D 9x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic30f4011t-30i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



All byte loads into any W register are loaded into the LSB; the MSB is not modified.

A sign-extend (SE) instruction is provided to allow users to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, users can clear the MSB of any W register by executing a zero-extend (ZE) instruction on the appropriate address.

Although most instructions are capable of operating on word or byte data sizes, it should be noted that some instructions, including the DSP instructions, operate only on words.

3.2.5 NEAR DATA SPACE

An 8-Kbyte 'near' data space is reserved in X address memory space between 0x0000 and 0x1FFF, which is directly addressable via a 13-bit absolute address field within all memory direct instructions. The remaining X address space and all of the Y address space is addressable indirectly. Additionally, the whole of X data space is addressable using MOV instructions, which support Memory Direct Addressing with a 16-bit address field.

3.2.6 SOFTWARE STACK

The dsPIC DSC contains a software stack. W15 is used as the Stack Pointer.

The Stack Pointer always points to the first available free word and grows from lower addresses towards higher addresses. It pre-decrements for stack pops and post-increments for stack pushes, as shown in Figure 3-9. Note that for a PC push during any CALL instruction, the MSB of the PC is zero-extended before the push, ensuring that the MSB is always clear.


Note: A PC push during exception processing concatenates the SRL register to the MSB of the PC prior to the push.

There is a Stack Pointer Limit register (SPLIM) associated with the Stack Pointer. SPLIM is uninitialized at Reset. As is the case for the Stack Pointer, SPLIM<0> is forced to '0', because all stack operations must be word-aligned. Whenever an Effective Address (EA) is generated, using W15 as a source or destination pointer, the address thus generated is compared with the value in the SPLIM register. If the contents of the Stack Pointer (W15) and the SPLIM register are equal, and a push operation is performed, a stack error trap will not occur. The stack error trap will occur on a subsequent push operation. Thus, for example, if it is desirable to cause a stack error trap when the stack grows beyond address 0x2000 in RAM, initialize the SPLIM with the value, 0x1FFE.

Similarly, a Stack Pointer underflow (stack error) trap is generated when the Stack Pointer address is found to be less than 0x0800, thus preventing the stack from interfering with the Special Function Register (SFR) space.

A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.

FIGURE 3-9: CALL STACK FRAME



4.0 ADDRESS GENERATOR UNITS

Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the "dsPIC30F Family Reference Manual" (DS70046). For more information on the device instruction set and programming, refer to the "16-bit MCU and DSC Reference Manual" (DS70157).

The dsPIC DSC core contains two independent address generator units: the X AGU and Y AGU. The Y AGU supports word-sized data reads for the DSP MAC class of instructions only. The dsPIC Digital Signal Controller AGUs support three types of data addressing:

- Linear Addressing
- Modulo (Circular) Addressing
- Bit-Reversed Addressing

Linear and Modulo Data Addressing modes can be applied to data space or program space. Bit-Reversed Addressing is only applicable to data space addresses.

4.1 Instruction Addressing Modes

The addressing modes in Table 4-1 form the basis of the addressing modes optimized to support the specific features of individual instructions. The addressing modes provided in the MAC class of instructions are somewhat different from those in the other instruction types.

4.1.1 FILE REGISTER INSTRUCTIONS

Most file register instructions use a 13-bit address field (f) to directly address data present in the first 8192 bytes of data memory (near data space). Most file register instructions employ a working register, W0, which is denoted as WREG in these instructions. The destination is typically either the same file register, or WREG (with the exception of the MUL instruction), which writes the result to a register or register pair. The MOV instruction allows additional flexibility and can access the entire data space during file register operation.

4.1.2 MCU INSTRUCTIONS

The three-operand MCU instructions are of the form:

Operand 3 = Operand 1 < function> Operand 2

where Operand 1 is always a working register (i.e., the addressing mode can only be Register Direct), which is referred to as Wb. Operand 2 can be a W register, fetched from data memory or a 5-bit literal. The result location can either be a W register or an address location. The following addressing modes are supported by MCU instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-Modified
- Register Indirect Pre-Modified
- 5-bit or 10-bit Literal

Note: Not all instructions support all the addressing modes given above. Individual instructions may support different subsets of these addressing modes.

TABLE 4-1:FUNDAMENTAL ADDRESSING MODES SUPPORTED

Addressing Mode	Description
File Register Direct	The address of the file register is specified explicitly.
Register Direct	The contents of a register are accessed directly.
Register Indirect	The contents of Wn forms the EA.
Register Indirect Post-Modified	The contents of Wn forms the EA. Wn is post-modified (incremented or decremented) by a constant value.
Register Indirect Pre-Modified	Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.
Register Indirect with Register Offset	The sum of Wn and Wb forms the EA.
Register Indirect with Literal Offset	The sum of Wn and a literal forms the EA.

7.2 Erasing Data EEPROM

7.2.1 ERASING A BLOCK OF DATA EEPROM

In order to erase a block of data EEPROM, the NVMADRU and NVMADR registers must initially point to the block of memory to be erased. Configure NVMCON for erasing a block of data EEPROM and set the WR and WREN bits in the NVMCON register. Setting the WR bit initiates the erase, as shown in Example 7-2.

EXAMPLE 7-2: DATA EEPROM BLOCK ERASE

```
; Select data EEPROM block, WR, WREN bits
   MOV
           #0x4045,W0
   MOV
           W0 NVMCON
                                          ; Initialize NVMCON SFR
; Start erase cycle by setting WR after writing key sequence
   DISI
                                          ; Block all interrupts with priority < 7
           #5
                                          ; for next 5 instructions
   MOV
           #0x55,W0
                                         ;
           W0 NVMKEY
   MOV
                                         ; Write the 0x55 key
           #0xAA,W1
   MOV
   MOV
           W1 NVMKEY
                                         ; Write the OxAA key
   BSET
           NVMCON, #WR
                                          ; Initiate erase sequence
   NOP
   NOP
; Erase cycle will complete in 2mS. CPU is not stalled for the Data Erase Cycle
; User can poll WR bit, use NVMIF or Timer IRQ to determine erasure complete
```

7.2.2 ERASING A WORD OF DATA EEPROM

The TBLPAG and NVMADR registers must point to the block. Select erase a block of data Flash and set the WR and WREN bits in the NVMCON register. Setting the WR bit initiates the erase, as shown in Example 7-3.

EXAMPLE 7-3: DATA EEPROM WORD ERASE

```
; Select data EEPROM word, WR, WREN bits
           #0x4044,W0
   MOV
   MOV
           W0 NVMCON
; Start erase cycle by setting WR after writing key sequence
                                         ; Block all interrupts with priority <7
   DISI
           #5
                                          ; for next 5 instructions
           #0x55,W0
   MOV
                                  ;
   MOV
           W0 NVMKEY
                                  ; Write the 0x55 key
   MOV
           #0xAA,W1
                                  ;
           W1 NVMKEY
   MOV
                                  ; Write the OxAA key
                                  ; Initiate erase sequence
   BSET
           NVMCON, #WR
   NOP
   NOP
; Erase cycle will complete in 2mS. CPU is not stalled for the Data Erase Cycle
; User can poll WR bit, use NVMIF or Timer IRQ to determine erasure complete
```

7.3 Writing to the Data EEPROM

To write an EEPROM data location, the following sequence must be followed:

- 1. Erase data EEPROM word.
 - a) Select word, data EEPROM; erase and set WREN bit in NVMCON register.
 - b) Write address of word to be erased into NVMADRU/NVMADR.
 - c) Enable NVM interrupt (optional).
 - d) Write 0x55 to NVMKEY.
 - e) Write 0xAA to NVMKEY.
 - f) Set the WR bit. This will begin erase cycle.
 - g) Either poll NVMIF bit or wait for NVMIF interrupt.
 - h) The WR bit is cleared when the erase cycle ends.
- 2. Write data word into data EEPROM write latches.
- 3. Program 1 data word into data EEPROM.
 - a) Select word, data EEPROM; program and set WREN bit in NVMCON register.
 - b) Enable NVM write done interrupt (optional).
 - c) Write 0x55 to NVMKEY.
 - d) Write 0xAA to NVMKEY.
 - e) Set the WR bit. This will begin program cycle.
 - f) Either poll NVMIF bit or wait for NVM interrupt.
 - g) The WR bit is cleared when the write cycle ends.

The write will not initiate if the above sequence is not exactly followed (write 0x55 to NVMKEY, write 0xAA to NVMCON, then set WR bit) for each word. It is strongly recommended that interrupts be disabled during this code segment.

Additionally, the WREN bit in NVMCON must be set to enable writes. This mechanism prevents accidental writes to data EEPROM due to unexpected code execution. The WREN bit should be kept clear at all times except when updating the EEPROM. The WREN bit is not cleared by hardware.

After a write sequence has been initiated, clearing the WREN bit will not affect the current write cycle. The WR bit will be inhibited from being set unless the WREN bit is set. The WREN bit must be set on a previous instruction. Both WR and WREN cannot be set with the same instruction.

At the completion of the write cycle, the WR bit is cleared in hardware and the Nonvolatile Memory Write Complete Interrupt Flag bit (NVMIF) is set. The user may either enable this interrupt or poll this bit. NVMIF must be cleared by software.

7.3.1 WRITING A WORD OF DATA EEPROM

Once the user has erased the word to be programmed, then a table write instruction is used to write one write latch, as shown in Example 7-4.

EXAMPLE 7-4: DATA EEPROM WORD WRITE

· Daint ta data		
; Point to data	-	· Talk a states
MOV	#LOW_ADDR_WORD,W0	; Init pointer
MOV	#HIGH_ADDR_WORD,W1	
MOV	W1,TBLPAG	
MOV	#LOW(WORD),W2	; Get data
TBLWTL	W2 [W0]	; Write data
; The NVMADR cap	tures last table access	address
; Select data EE	PROM for 1 word op	
MOV	#0x4004,W0	
MOV	W0 NVMCON	
	,	
; Operate key to	allow write operation	
DISI #5		; Block all interrupts with priority < 7
		; for next 5 instructions
MOV	#0x55,W0	
MOV	W0 NVMKEY	; Write the 0x55 key
MOV	#0xAA,W1	
MOV	W1 NVMKEY	; Write the OxAA key
BSET	, NVMCON, #WR	; Initiate program sequence
NOP		
NOP		
	11 complete in 2ms CPT	J is not stalled for the Data Write Cycle
-	-	mer IRQ to determine write complete
, user call poir	WIL DIC, USE NVMIF OF II	THET INT CO DECEINING WITCH COMPTELE

TABLE 8-1: dsPIC30F4011 PORT REGISTER MAP⁽¹⁾

Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
02C6	—	_	—	—	_	—	_	TRISB8	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	0000 0001 1111 1111
02C8		Ι	-	_	_	_		RB8	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	0000 0000 0000 0000
02CA		Ι	-	_	_	_		LATB8	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	0000 0000 0000 0000
02CC	TRISC15	TRISC14	TRISC13	_	_	_		_	Ι	_	_	_		_	-	_	1110 0000 0000 0000
02CE	RC15	RC14	RC13	_	_	_		_	Ι	_	_	_		_	-	_	0000 0000 0000 0000
02D0	LATC15	LATC14	LATC13	_	_	_		_	Ι	_	_	_		_	-	_	0000 0000 0000 0000
02D2	-	Ι	-	_	_	_		_	Ι	_	_	_	TRISD3	TRISD2	TRISD1	TRISD0	0000 0000 0000 1111
02D4		Ι	-	_	_	_		_	Ι	_	_	_	RD3	RD2	RD1	RD0	0000 0000 0000 0000
02D6		Ι	-	_	_	_		_	Ι	_	_	_	LATD3	LATD2	LATD1	LATD0	0000 0000 0000 0000
02D8		Ι	-	_	_	_		TRISE8	Ι	_	TRISE5	TRISE4	TRISE3	TRISE2	TRISE1	TRISE0	0000 0001 0011 1111
02DA		Ι	-	_	_	_		RE8	Ι	_	RE5	RE4	RE3	RE2	RE1	RE0	0000 0000 0000 0000
02DC		Ι	-	_	_	_		LATE8	Ι	_	LATE5	LATE4	LATE3	LATE2	LATE1	LATE0	0000 0000 0000 0000
02DE	_	-	_	_	_	-	_	—	_	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0	0000 0000 0111 1111
02E0	_	-	_	_	_	-	_	—	_	RF6	RF5	RF4	RF3	RF2	RF1	RF0	0000 0000 0000 0000
02E2	_	_	—	—	_	_	_	_	_	LATF6	LATF5	LATF4	LATF3	LATF2	LATF1	LATF0	0000 0000 0000 0000
	02C6 02C8 02CC 02CC 02D0 02D2 02D4 02D4 02D6 02D8 02DA 02DC 02DE 02DE	02C6 02C8 02C4 02C5 RC15 02C6 ATC15 02D0 LATC15 02D1 02D2 02D4 02D5 02D6 02D7 0 02D8 02D4 02D5 0 02D6 0 02D7 0 02D8 0 02D4 0 02D5 0 02D6 0 02D7 0 02D8 0 02D6 0 02D7 0 02D8 0 02D9 0 02D6 0 02D7 0	Operation Operation 02C6 — — 02C8 — — 02C4 — — 02C5 TRISC15 TRISC14 02C6 RC15 TRISC14 02C6 RC15 LATC14 02D6 — — 02D7 — — 02D8 — — 02000 —<	OPE OPE 02C6 02C8 02C8 02C4 02C5 TRISC15 TRISC14 TRISC13 02C6 RC15 RC14 RC13 02D0 LATC15 LATC14 LATC13 02D2 02D4 02D5 02D6 02D7 02D8 02D8 02D8 02D4 02D8 02D8 02D1 02D2	OCCC OCCC <th< td=""><td>OCCC6 02C68 02C8 02C8 02C4 02C5 TRISC15 TRISC14 TRISC13 02C6 RC15 RC14 RC13 02D6 RC15 LATC14 LATC13 02D7 I I I I I 02D8 I I I I I 02D8 I I I I I 02D8 I I I I I 02D4 I I I I I 02D5 I I I I I <</td><td>OCCCImage and stateImage and state02C6Image and stateImage and stateImage and state02C8Image and stateImage and stateImage and state02C4Image and stateImage and stateImage and state02C5Image and stateImage and stateImage and state02C6Image and stateImage and stateImage and state02D6Image and stateImage and stateImage and state02D8Image and stateImage and stateImage and state02D6Image and stateImage and stateImage and state02D7Image and stateImage and stateImage and state02D8Image and stateImage and stateImage and state02D9Image and stateImage and stateImage and state02D6Image and stateImage and stateImage and state02D7Image and stateImage and stateImage and state02D8Image and stateImage and stateImage and state02D9Image and stateImage and stateImage and state02D9Image and stateImage and stateImage and state02D9Image and stateImage and stateImage and state<td>OCCCImage and the set of the s</td><td>NoteNo</td><td>NoteNo</td><td>Image: series of the series</td><td>Image</td><td>Image</td><td>Index</td><td>Index</td><td>Image: constraint of the state of the sta</td><td>Image: boxImage: box<</td></td></th<>	OCCC6 02C68 02C8 02C8 02C4 02C5 TRISC15 TRISC14 TRISC13 02C6 RC15 RC14 RC13 02D6 RC15 LATC14 LATC13 02D7 I I I I I 02D8 I I I I I 02D8 I I I I I 02D8 I I I I I 02D4 I I I I I 02D5 I I I I I <	OCCCImage and stateImage and state02C6Image and stateImage and stateImage and state02C8Image and stateImage and stateImage and state02C4Image and stateImage and stateImage and state02C5Image and stateImage and stateImage and state02C6Image and stateImage and stateImage and state02D6Image and stateImage and stateImage and state02D8Image and stateImage and stateImage and state02D6Image and stateImage and stateImage and state02D7Image and stateImage and stateImage and state02D8Image and stateImage and stateImage and state02D9Image and stateImage and stateImage and state02D6Image and stateImage and stateImage and state02D7Image and stateImage and stateImage and state02D8Image and stateImage and stateImage and state02D9Image and stateImage and stateImage and state02D9Image and stateImage and stateImage and state02D9Image and stateImage and stateImage and state <td>OCCCImage and the set of the s</td> <td>NoteNo</td> <td>NoteNo</td> <td>Image: series of the series</td> <td>Image</td> <td>Image</td> <td>Index</td> <td>Index</td> <td>Image: constraint of the state of the sta</td> <td>Image: boxImage: box<</td>	OCCCImage and the set of the s	NoteNo	NoteNo	Image: series of the series	Image	Image	Index	Index	Image: constraint of the state of the sta	Image: boxImage: box<

Legend: — = unimplemented bit, read as '0'

Note 1: Refer to the "dsPIC30F Family Reference Manual" (DS70046) for descriptions of register bit fields.

9.4 Timer Interrupt

The 16-bit timer has the ability to generate an interrupt on period match. When the timer count matches the Period register, the T1IF bit is asserted and an interrupt will be generated, if enabled. The T1IF bit must be cleared in software. The Timer Interrupt Flag, T1IF, is located in the IFS0 control register in the interrupt controller.

When the Gated Time Accumulation mode is enabled, an interrupt will also be generated on the falling edge of the gate signal (at the end of the accumulation cycle).

Enabling an interrupt is accomplished via the respective Timer Interrupt Enable bit, T1IE. The timer interrupt enable bit is located in the IEC0 Control register in the interrupt controller.


9.5 Real-Time Clock

Timer1, when operating in Real-Time Clock (RTC) mode, provides time-of-day and event time-stamping capabilities. Key operational features of the RTC are:

- Operation from 32 kHz LP oscillator
- 8-bit prescaler
- Low power
- Real-Time Clock interrupts

These operating modes are determined by setting the appropriate bit(s) in the T1CON Control register

FIGURE 9-2: RECOMMENDED COMPONENTS FOR TIMER1 LP OSCILLATOR REAL-TIME CLOCK (RTC)



9.5.1 RTC OSCILLATOR OPERATION

When TON = 1, TCS = 1 and TGATE = 0, the timer increments on the rising edge of the 32 kHz LP oscillator output signal, up to the value specified in the Period register, and is then reset to '0'.

The TSYNC bit must be asserted to a logic '0' (Asynchronous mode) for correct operation.

Enabling LPOSCEN (OSCCON<1>) will disable the normal Timer and Counter modes and enable a timer carry-out wake-up event.

When the CPU enters Sleep mode, the RTC will continue to operate, provided the 32 kHz external crystal oscillator is active and the control bits have not been changed. The TSIDL bit should be cleared to '0' in order for RTC to continue operation in Idle mode.

9.5.2 RTC INTERRUPTS

When an interrupt event occurs, the respective Timer Interrupt Flag, T1IF, is asserted and an interrupt will be generated, if enabled. The T1IF bit must be cleared in software. The respective Timer Interrupt Flag, T1IF, is located in the IFS0 Status register in the interrupt controller.

Enabling an interrupt is accomplished via the respective Timer Interrupt Enable bit, T1IE. The Timer Interrupt Enable bit is located in the IEC0 control register in the interrupt controller.

NOTES:

TABLE 12-1: INPUT CAPTURE REGISTER MAP⁽¹⁾

Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	State
0140							Input	1 Capture	e Register	_							uuuu uuuu	uuuu uuuu
0142		_	ICSIDL		_	—	—	_	ICTMR	ICI<	1:0>	ICOV	ICBNE	IC	CM<2:0	<	0000 0000	0000 0000
0144							Input	2 Capture	e Register								uuuu uuuu	uuuu uuuu
0146		_	ICSIDL			—	—	_	ICTMR	ICI<	1:0>	ICOV	ICBNE	IC	CM<2:0	٢	0000 0000	0000 0000
0158							Input	7 Capture	e Register								uuuu uuuu	uuuu uuuu
015A	_	_	ICSIDL	—	—	—	—		ICTMR	ICI<	1:0>	ICOV	ICBNE	IC	CM<2:0	>	0000 0000	0000 0000
015C							Input	8 Capture	e Register								uuuu uuuu	uuuu uuuu
015E	_	_	ICSIDL	_	—	—	—	_	ICTMR	ICI<	1:0>	ICOV	ICBNE	IC	CM<2:0	>	0000 0000	0000 0000
	0140 0142 0144 0146 0158 0158 015A	0140 0142 — 0144 0 0146 — 0158 0 015A — 015C 0	0140 0142 — — 0144 0146 — — 0158 015A — — 015C	0140 0142 — — ICSIDL 0144 0146 — — ICSIDL 0158 015A — — ICSIDL 015C	0140 0142 — — ICSIDL — 0144 0146 — — ICSIDL — 0158 015A — — ICSIDL — 015C	0140 0142 — — ICSIDL — — 0144 0146 — — ICSIDL — — 0158 015A — — ICSIDL — — 015C	0140 0142 — — ICSIDL — — — 0144 0146 — — ICSIDL — — — 0158 015A — — ICSIDL — — — 015C	0140 Input 0142 — — ICSIDL — — — 0144 Input Input Input 0146 — — ICSIDL — — — 0158 Input Input Input 015A — — ICSIDL — — — 015C Input	0140 Input 1 Capture 0142 — — ICSIDL — — — — 0144 Input 2 Capture Input 2 Capture 0146 — — ICSIDL — — — — 0158 Input 7 Capture 015A — — ICSIDL — — — — 015C Input 8 Capture	0140 Input 1 Capture Register 0142 — — — — — ICTMR 0144 Input 2 Capture Register Input 2 Capture Register 0146 — — — — — ICTMR 0146 — — ICSIDL — — — — ICTMR 0158 Input 7 Capture Register Input 7 Capture Register Input 8 Capture Register 015A — — — — — ICTMR 015C Input 8 Capture Register Input 8 Capture Register Input 8 Capture Register Input 8 Capture Register	0140 Input 1 Capture Register 0142 — — — — ICSIDL — — ICI<	0140 Input 1 Capture Register 0142 — — — — ICSIDL — — ICTMR ICI<1:0> 0144 Input 2 Capture Register Input 2 Capture Register Input 2 Capture Register 0146 — — ICSIDL — — — ICI<1:0> 0158 Input 7 Capture Register 015A — — ICSIDL — — — ICTMR ICI<1:0> 015C Input 8 Capture Register	0140 Input 1 Capture Register 0142 — — — — ICSIDL — — ICTMR ICI<1:0> ICOV 0144 — — — — — Input 2 Capture Register 0146 — — ICSIDL — — — ICTMR ICI<1:0> ICOV 0158 — — — — — ICTMR ICI<1:0> ICOV 015A — — — — — ICTMR ICI<1:0> ICOV 015C — — — — — Input 8 Capture Register	0140 Input 1 Capture Register 0142 — — ICSIDL — — ICTMR ICI<1:0> ICOV ICBNE 0144 Input 2 Capture Register Input 2 Capture Register ICI<1:0> ICOV ICBNE 0146 — — ICSIDL — — — ICTMR ICI<1:0> ICOV ICBNE 0158 Input 7 Capture Register Input 7 Capture Register ICOV ICBNE 015A — — ICSIDL — — ICTMR ICI<1:0> ICOV ICBNE 015C Input 8 Capture Register Input 8 Capture Register Input 8 Capture Register ICOV ICBNE	0140 Input 1 Capture Register 0142 — — ICSIDL — — ICTMR ICI<1:0> ICOV ICBNE IC 0144 Input 2 Capture Register Input 2 Capture Register ICI<1:0> ICOV ICBNE IC 0146 — — ICSIDL — — — ICTMR ICI<1:0> ICOV ICBNE IC 0158 Input 7 Capture Register Input 7 Capture Register ICI< <to>ICOV ICBNE IC 015A — — — — ICTMR ICI<1:0> ICOV ICBNE IC 015C Input 8 Capture Register Input 8 Capture Register Input 8 Capture Register ICI ICOV ICBNE IC</to>	0140 Input 1 Capture Register 0142 — — ICSIDL — — ICTMR ICI<1:0> ICOV ICBNE ICM<2:0:	0140 Input 1 Capture Register 0142 — — ICSIDL — — — ICTMR ICI<1:0> ICOV ICBNE ICM<2:0> 0144 Input 2 Capture Register Input 2 Capture Register ICOV ICBNE ICM<2:0> 0146 — — ICSIDL — — — ICTMR ICI<1:0> ICOV ICBNE ICM<2:0> 0158 ICM Input 7 Capture Register ICI ICOV ICBNE ICM<2:0> 015A — — — — ICTMR ICI<1:0> ICOV ICBNE ICM<2:0> 015A — — IC — ICTMR ICI<1:0> ICOV ICBNE ICM<2:0> 015C Input 8 Capture Register Input 8 Capture Register Input 8 Capture Register ICM ICM ICM ICM ICOV ICBNE ICM<2:0>	0140 Input 1 Capture Register uuuu uuuu 0142 — — ICSIDL — — — ICTMR ICI<1:0> ICOV ICBNE ICM<2:0> 0000 0000 0144 — — — — — ICTMR ICI<1:0> ICOV ICBNE ICM<2:0> 0000 0000 0146 — — IC — — — ICTMR ICI<1:0> ICOV ICBNE ICM<2:0> 0000 0000 0158 Input 7 Capture Register uuuu uuuu uuuu uuuu uuuu uuuu 015A — — — — ICTMR ICI<1:0> ICOV ICBNE ICM<2:0> 0000 0000 015A — — — — — ICTMR ICI<1:0> ICOV ICBNE ICM<2:0> 0000 0000 015A — — — — — ICTMR ICI<1:0> ICOV ICBNE ICM<2:0> 0000 0000 015C Input 8 Capture Register uuuuu uuuu uuuu uuuu <t< td=""></t<>

Legend: u = uninitialized bit; — = unimplemented bit, read as '0'

Note 1: Refer to the "dsPIC30F Family Reference Manual" (DS70046) for descriptions of register bit fields.

TABLE 15-1: 6-OUTPUT PWM REGISTER MAP⁽¹⁾

													1						
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	State
PTCON	01C0	PTEN	-	PTSIDL		—	-		—		PTO	PS<3:0>		PTCKP	'S<1:0>	PTMO	D<1:0>	0000 0000	0000 0000
PTMR	01C2	PTDIR							PWM Ti	mer Cour	nt Value							0000 0000	0000 0000
PTPER	01C4							P	WM Time E	Base Peri	od Regis	ster						0111 1111	1111 1111
SEVTCMP	01C6	SEVTDIR						PWN	A Special E	vent Cor	npare Re	gister		_			_	0000 0000	0000 0000
PWMCON1	01C8		Ι	<u> PTMOD3</u> PTMOD2 PTMOD1 <u>- PEN3H</u> PEN2H PEN1H <u>- PEN3L</u> PEN2L PEN								PEN1L	0000 0000	1111 1111					
PWMCON2	01CA		Ι	SEVOPS<3:0> IUE OSYNC UDIS									UDIS	0000 0000	0000 0000				
DTCON1	01CC		Ι	_	_	-	_	-	_	DTAPS	S<1:0>			Dead-Tim	e A Value			0000 0000	0000 0000
FLTACON	01D0		Ι	FAOV3H	FAOV3L	FAOV2H	FAOV2L	FAOV1H	FAOV1L	FLTAM	—	—	—	—	FAEN3	FAEN2	FAEN1	0000 0000	0000 0000
OVDCON	01D4		Ι	POVD3H	POVD3L	POVD2H	POVD2L	POVD1H	POVD1L	_	—	POUT3H	POUT3L	POUT2H	POUT2L	POUT1H	POUT1L	1111 1111	0000 0000
PDC1	01D6							PWN	1 Duty Cyc	le 1 Regi	ster							0000 0000	0000 0000
PDC2	01D8							PWN	1 Duty Cyc	le 2 Regi	ster							0000 0000	0000 0000
PDC3	01DA							PWM	1 Duty Cyc	le 3 Regi	ster							0000 0000	0000 0000

Legend: — = unimplemented bit, read as '0'

Note 1: Refer to the "dsPIC30F Family Reference Manual" (DS70046) for descriptions of register bit fields.


TABLE 17-2: I²C[™] REGISTER MAP⁽¹⁾

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
I2CRCV	0200	_	_		_	_		_					Receive R	legister				0000 0000 0000 0000
I2CTRN	0202			_	_	_	—	_					Transmit F	Register				0000 0000 1111 1111
I2CBRG	0204			_	_	_	—	_				Baud F	Rate Gener	rator	_			0000 0000 0000 0000
I2CCON	0206	I2CEN		I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0001 0000 0000 0000
I2CSTAT	0208	ACKSTAT	TRSTAT	_	_	—	BCL	GCSTAT	ADD10	IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF	0000 0000 0000 0000
I2CADD	020A	—	_		_	_	—					Address R	Register					0000 0000 0000 0000

 Legend:
 --= unimplemented bit, read as '0'

 Note
 1:
 Refer to the "dsPIC30F Family Reference Manual" (DS70046) for descriptions of register bit fields.

FIGURE 18-2: UART RECEIVER BLOCK DIAGRAM



NOTES:

19.4.6.3 Receive Error Interrupts

A receive error interrupt will be indicated by the ERRIF bit. This bit shows that an error condition occurred. The source of the error can be determined by checking the bits in the CAN Interrupt Status register, C1INTF.

- Invalid message received.
- If any type of error occurred during reception of the last message, an error will be indicated by the IVRIF bit.
- Receiver overrun.
- The RXxOVR bit indicates that an overrun condition occurred.
- Receiver warning.
- The RXWAR bit indicates that the Receive Error Counter (RERRCNT<7:0>) has reached the warning limit of 96.
- Receiver error passive.
- The RXEP bit indicates that the Receive Error Counter has exceeded the error passive limit of 127 and the module has gone into error passive state.

19.5 Message Transmission

19.5.1 TRANSMIT BUFFERS

The CAN module has three transmit buffers. Each of the three buffers occupies 14 bytes of data. Eight of the bytes are the maximum 8 bytes of the transmitted message. Five bytes hold the standard and extended identifiers and other message arbitration information.

19.5.2 TRANSMIT MESSAGE PRIORITY

Transmit priority is a prioritization within each node of the pending transmittable messages. There are 4 levels of transmit priority. If TXPRI<1:0> (C1TXxCON<1:0>, where x = 0, 1 or 2, represents a particular transmit buffer) for a particular message buffer is set to '11', that buffer has the highest priority. If TXPRI<1:0> for a particular message buffer is set to '10' or '01', that buffer has an intermediate priority. If TXPRI<1:0> for a particular message buffer is set to '10' or '01', that buffer has an intermediate priority. If TXPRI<1:0> for a particular message buffer is '00', that buffer has the lowest priority.

19.5.3 TRANSMISSION SEQUENCE

To initiate transmission of the message, the TXREQ bit (C1TXxCON<3>) must be set. The CAN bus module resolves any timing conflicts between setting of the TXREQ bit and the Start-of-Frame (SOF), ensuring that if the priority was changed, it is resolved correctly before the SOF occurs. When TXREQ is set, the TXABT (C1TXxCON<6>), TXLARB (C1TXxCON<5>) and TXERR (C1TXxCON<4>) flag bits are automatically cleared.

Setting TXREQ bit simply flags a message buffer as enqueued for transmission. When the module detects an available bus, it begins transmitting the message which has been determined to have the highest priority.

If the transmission completes successfully on the first attempt, the TXREQ bit is cleared automatically and an interrupt is generated if TXxIE was set.

If the message transmission fails, one of the error condition flags will be set and the TXREQ bit will remain set, indicating that the message is still pending for transmission. If the message encountered an error condition during the transmission attempt, the TXERR bit will be set and the error condition may cause an interrupt. If the message loses arbitration during the transmission attempt, the TXLARB bit is set. No interrupt is generated to signal the loss of arbitration.

19.5.4 ABORTING MESSAGE TRANSMISSION

The system can also abort a message by clearing the TXREQ bit associated with each message buffer. Setting the ABAT bit (C1CTRL<12>) will request an abort of all pending messages. If the message has not yet started transmission, or if the message started but is interrupted by loss of arbitration or an error, the abort will be processed. The abort is indicated when the module sets the TXABT bit, and the TXxIF flag is not automatically set.

19.5.5 TRANSMISSION ERRORS


The CAN module will detect the following transmission errors:

- Acknowledge Error
- Form Error
- Bit Error

These transmission errors will not necessarily generate an interrupt but are indicated by the transmission error counter. However, each of these errors will cause the transmission error counter to be incremented by one. Once the value of the error counter exceeds the value of 96, the ERRIF (C1INTF<5>) and the TXWAR bit (C1INTF<10>) are set. Once the value of the error counter exceeds the value of 96, an interrupt is generated and the TXWAR bit in the error flag register is set. The configuration guidelines give the required setup values for the conversion speeds above 500 ksps, since they require external VREF pins usage and there are some differences in the configuration procedure. Configuration details that are not critical to the conversion speed have been omitted.

Figure 20-2 illustrates the recommended circuit for the conversion rates above 500 ksps.





20.7.1 1 Msps CONFIGURATION GUIDELINE

The configuration for 1 Msps operation is dependent on whether a single input pin is to be sampled or whether multiple pins are to be sampled.

20.7.1.1 Single Analog Input

For conversions at 1 Msps for a single analog input, at least two sample and hold channels must be enabled. The analog input multiplexer must be configured so that the same input pin is connected to both sample and hold channels. The A/D converts the value held on one S&H channel while the second S&H channel acquires a new input sample.

20.7.1.2 Multiple Analog Inputs

The ADC can also be used to sample multiple analog inputs using multiple sample and hold channels. In this case, the total 1 Msps conversion rate is divided among the different input signals. For example, four inputs can be sampled at a rate of 250 ksps for each signal, or two inputs could be sampled at a rate of 500 ksps for each signal. Sequential sampling must be used in this configuration to allow adequate sampling time on each input.

TABLE 20-2: ADC REGISTER MAP⁽¹⁾

ADCBUF1 0282 -			1.20											-					
ADCBUF1 0282 -	SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
ADCBUF20284ADCData Buffer 2UADC Data Buffer 3U000000uu uuu uu uuuu uu ADCBUF4000000uu uuu uu uuuu uu ADCBUF4000000uu uuu uu uuuu uu ADCBUF4000000uu uuu uu uuuu uu ADCBUF4000000uu uuuu uu uuuu ADCBUF4000000uu uuuu uu uuuuu ADCBUF40000 </td <td>ADCBUF0</td> <td>0280</td> <td>_</td> <td>—</td> <td>_</td> <td>_</td> <td>—</td> <td>_</td> <td></td> <td></td> <td></td> <td></td> <td>ADC Data</td> <td>Buffer 0</td> <td></td> <td></td> <td></td> <td></td> <td>0000 00uu uuuu uuuu</td>	ADCBUF0	0280	_	—	_	_	—	_					ADC Data	Buffer 0					0000 00uu uuuu uuuu
ADCBUF3 0.286 - <th< td=""><td>ADCBUF1</td><td>0282</td><td>_</td><td>_</td><td>_</td><td>—</td><td>_</td><td>_</td><td></td><td></td><td></td><td></td><td>ADC Data</td><td>Buffer 1</td><td></td><td></td><td></td><td></td><td>0000 00uu uuuu uuuu</td></th<>	ADCBUF1	0282	_	_	_	—	_	_					ADC Data	Buffer 1					0000 00uu uuuu uuuu
ACCBUF4 0.28 -	ADCBUF2	0284	Ι			Ι	Ι						ADC Data	Buffer 2					0000 00uu uuuu uuuu
ACCBUFS 028 - - - - - - - - - ACCBUFS ADC Data Buffer 1 - ADC Data Buffer 1 - 0000 00uu uuuu uu ADC Dut uuuu uu ADC Du	ADCBUF3	0286		_	_	_	-	_					ADC Data	Buffer 3					0000 00uu uuuu uuuu
ADCBUFG 0.28C - - - - - - - - ADC BUFS 0.000	ADCBUF4	0288		—	_	-	_						ADC Data	Buffer 4					0000 00uu uuuu uuuu
ADCBUF7 0.288 - <th< td=""><td>ADCBUF5</td><td>028A</td><td> </td><td>—</td><td>_</td><td>-</td><td>_</td><td></td><td></td><td></td><td></td><td></td><td>ADC Data</td><td>Buffer 5</td><td></td><td></td><td></td><td></td><td>0000 00uu uuuu uuuu</td></th<>	ADCBUF5	028A		—	_	-	_						ADC Data	Buffer 5					0000 00uu uuuu uuuu
ADCBUFR9 0.209 - - - - - - - - ADC - ADC DUG - ADC DUG -	ADCBUF6	028C		—	_	-	_						ADC Data	Buffer 6					0000 00uu uuuu uuuu
ADCBUF9 0292 - - - - - - - - ADCBUFA 0293 - - - - - - - - ADCBUFA 0293 - <th< td=""><td>ADCBUF7</td><td>028E</td><td> </td><td>—</td><td>_</td><td>-</td><td>_</td><td></td><td></td><td></td><td></td><td></td><td>ADC Data</td><td>Buffer 7</td><td></td><td></td><td></td><td></td><td>0000 00uu uuuu uuuu</td></th<>	ADCBUF7	028E		—	_	-	_						ADC Data	Buffer 7					0000 00uu uuuu uuuu
ADCBUFA 0294 - - - - - - - - ADC - ADC Data - ADC Data - - 0000 000u uuuu 0000 00uu 00uu 00uu 00uu 00uu 00uu 00uu 00uu 0000 0	ADCBUF8	0290		—	_	-	_		ADC Data Buffer 8							0000 00uu uuuu uuuu			
ADCBUFB 0290 ADCBUFC 0290 0290 ADCBUFC 0290 0 ADC BUFC 0000 00	ADCBUF9	0292	_	—	_	_	—	-					ADC Data	Buffer 9					0000 00uu uuuu uuuu
ADCBUFC 0298 DCBUFC 0298 000 00uu uuuu uuuuu uuuu uuuu uuuu uuuu uuuu uuuuu uuuu uuuuu uuuuuu uuuuuu uuuuu uuuuuuuuu uuuuuuuuuuuuuuuuuuuuuuuuuuuuuuuuuuuu	ADCBUFA	0294	_	—	_	_	—	-					ADC Data E	Buffer 10					0000 00uu uuuu uuuu
ADCBUFD 029A	ADCBUFB	0296	—	—	—	—	—	—					ADC Data E	Buffer 11					0000 00uu uuuu uuuu
ADCBUFE 029C Description Description <thdescription< th=""> <thdescription< th=""></thdescription<></thdescription<>	ADCBUFC	0298	—	—	—	—	—	—					ADC Data E	Buffer 12					0000 00uu uuuu uuuu
ADCBUFF 029E - 0000 000<	ADCBUFD	029A	—	—	—	—	—	—					ADC Data E	Buffer 13					0000 00uu uuuu uuuu
ADCON1 02A0 ADON — ADSIDL — — FORM<1:0> SRC<2:0> — SIMSAM ASAM SAMP DONE 0000	ADCBUFE	029C	—	—	—	—	—	—					ADC Data E	Buffer 14					0000 00uu uuuu uuuu
ADCON2 02A2 VCFG<2:> - - CSCNA CHPS-1:> BUFS - SMPI-3:O> BUFM ALTS 00000 00000 00000 00000	ADCBUFF	029E	—	—	_	—	_	—			-		ADC Data E	Buffer 15		-			0000 00uu uuuu uuuu
ADCON3 02A4 SAMC<4:0> ADRC ADRC ADRCS ADRCS ADRCS ADRCS ADRCS ADRCS ADRCS ADRCS ADRCS ADRCS ADRCS ADRCS ADRCS ADRCS ADRCS ADRCS ADRCS ADRCS ADRCS CH123NA	ADCON1	02A0	ADON	—	ADSIDL	—	_	—	FOR	M<1:0>		SSRC<2:0	>	—	SIMSAM	ASAM	SAMP	DONE	0000 0000 0000 0000
ADCHS 02A6 CH123WB CH123SB CH0NB CH0SB CH123SB CH123SB CH0NA CH0SA	ADCON2	02A2		VCFG<2:	0>	—	—	CSCNA	A CHPS<1:0> BUFS — SMPI<3:0> BUFM ALTS						0000 0000 0000 0000				
ADPCFG 02A8 PCFG8 ⁽²⁾ PCFG7 ⁽²⁾ PCFG6 ⁽²⁾ PCFG5 PCFG4 PCFG3 PCFG2 PCFG1 PCFG0 0000 0000 0	ADCON3	02A4	—	—	—		S	SAMC<4:0	>		ADRC	—			ADCS<	5:0>			0000 0000 0000 0000
	ADCHS	02A6	CH123N	IB<1:0>	CH123SB	CH0NB		CHOSE	B<3:0>		CH123	VA<1:0>	CH123SA	CH0NA		CH0SA	<3:0>		0000 0000 0000 0000
ADCSSL 02AA CSSL8 ⁽²⁾ CSSL7 ⁽²⁾ CSSL7 ⁽²⁾ CSSL5 ⁽²⁾ CSSL4 CSSL3 CSSL2 CSSL1 CSSL0 0000 0000 0000 0000 0000 0000 000	ADPCFG	02A8	—	—	_	—	—	_					PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000 0000 0000 0000
	ADCSSL	02AA	_	—	_	—	—	_	—	CSSL8 ⁽²⁾	CSSL7(2)	CSSL6 ⁽²⁾	CSSL5	CSSL4	CSSL3	CSSL2	CSSL1	CSSL0	0000 0000 0000 0000

Legend:

u = uninitialized bit; — = unimplemented bit, read as '0' Refer to the "*dsPIC30F Family Reference Manual*" (DS70046) for descriptions of register bit fields. Note 1:

2: These bits are not available on dsPIC30F4012 devices.

TABLE 24-10: ELECTRICAL CHARACTERISTICS: BOR

DC CHA	RACTERIS	STICS	Standard Opera Operating temp		-40°C ≤	≦TA ≤+85°	°C for In	n less otherwise stated) idustrial Extended
Param No.	Symbol	Character	istic	Min	Тур ⁽¹⁾	Max	Units	Conditions
BO10	VBOR	BOR Voltage on	BORV = 11 ⁽³⁾		_	_	V	Not in operating range
		VDD Transition High-to-Low ⁽²⁾	BORV = 10	2.6	—	2.71	V	
		High-to-Low-	BORV = 01	4.1	—	4.4	V	
			BORV = 00	4.58	—	4.73	V	
BO15	VBHYS			_	5	_	mV	

Note 1: Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: These parameters are characterized but not tested in manufacturing.

3: '11' values not in usable operating range.

DC CH	ARACTER	RISTICS		rd Opera ing temp	-	-40°C :	: 2.5V to 5.5V (unless otherwise stated) ≤TA ≤+85°C for Industrial ≤TA ≤+125°C for Extended
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions
		Data EEPROM Memory ⁽²⁾					
D120	ED	Byte Endurance	100K	1M	—	E/W	-40° C ≤TA ≤+85°C
D121	Vdrw	VDD for Read/Write	Vmin	_	5.5	V	Using EECON to read/write, Vмм = Minimum operating voltage
D122	TDEW	Erase/Write Cycle Time	0.8	2	2.6	ms	RTSP
D123	Tretd	Characteristic Retention	40	100	—	Year	Provided no other specifications are violated
D124	IDEW	IDD During Programming	—	10	30	mA	Row Erase
		Program Flash Memory ⁽²⁾					
D130	Eр	Cell Endurance	10K	100K	—	E/W	-40° C ≤TA ≤+85°C
D131	Vpr	VDD for Read	VMIN		5.5	V	VMIN = Minimum operating voltage
D132	VEB	VDD for Bulk Erase	4.5		5.5	V	
D133	VPEW	VDD for Erase/Write	3.0		5.5	V	
D134	TPEW	Erase/Write Cycle Time	0.8	2	2.6	ms	RTSP
D135	Tretd	Characteristic Retention	40	100	—	Year	Provided no other specifications are violated
D137	IPEW	IDD During Programming	—	10	30	mA	Row Erase
D138	lев	IDD During Programming	—	10	30	mA	Bulk Erase

TABLE 24-11: DC CHARACTERISTICS: PROGRAM AND EEPROM

Note 1: Data in "Typ" column is at 5V, 25°C unless otherwise stated.

2: These parameters are characterized but not tested in manufacturing.




TABLE 24-19: CLKO AND I/O TIMING REQUIREMENTS

АС СНА	RACTERIS	STICS	Standard Oper Operating temp	-	-40°C ≤	նձ ⊴+85° ն	5.5V (un C for Indu °C for Ex	
Param No.	Symbol	Characteris	tic ^(1,2,3)	Min	Typ ⁽⁴⁾	Max	Units	Conditions
DO31	TioR	Port Output Rise Tim	e	—	7	20	ns	
DO32	TIOF	Port Output Fall Time	9	—	7	20	ns	
DI35	TINP	INTx Pin High or Lov	/ Time (output)	20	_		ns	
DI40	Trbp	CNx High or Low Tin	2 TCY	_		ns		

Note 1: These parameters are asynchronous events not related to any internal clock edges

2: Measurements are taken in RC mode and EC mode where CLKO output is 4 x Tosc.

3: These parameters are characterized but not tested in manufacturing.

4: Data in "Typ" column is at 5V, 25°C unless otherwise stated.




TABLE 24-38: CAN MODULE I/O TIMING REQUIREMENTS


AC CHAR	ACTERISTI	CS	(unless	otherwise	ature -40°	C ≤TA ≤+8	V to 5.5V 5°C for Industrial 25°C for Extended
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions
CA10	TioF	Port Output Fall Time	_	—		ns	See parameter DO32
CA11	TioR	Port Output Rise Time	—	—	_	ns	See parameter DO31
CA20	Tcwf	Pulse Width to Trigger CAN Wake-up Filter	500			ns	

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.


44-Lead Plastic Quad Flat, No Lead Package (ML) – 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



TOP VIEW

BOTTOM VIEW



	Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX	
Number of Pins	Ν	44			
Pitch	е	0.65 BSC			
Overall Height	А	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Width	E	8.00 BSC			
Exposed Pad Width	E2	6.30	6.45	6.80	
Overall Length	D	8.00 BSC			
Exposed Pad Length	D2	6.30	6.45	6.80	
Contact Width	b	0.25	0.30	0.38	
Contact Length	L	0.30	0.40	0.50	
Contact-to-Exposed Pad	K	0.20	_	-	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-103B