

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	20 MIPS
Connectivity	CANbus, I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, Motor Control PWM, QEI, POR, PWM, WDT
Number of I/O	20
Program Memory Size	48KB (16K x 24)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	A/D 6x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic30f4012-20i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 2.3 Divide Support

The dsPIC DSCs feature a 16/16-bit signed fractional divide operation, as well as 32/16-bit and 16/16-bit signed and unsigned integer divide operations, in the form of single instruction iterative divides. The following instructions and data sizes are supported:

- 1. DIVF 16/16 signed fractional divide
- 2. DIV.sd 32/16 signed divide
- 3. DIV.ud 32/16 unsigned divide
- 4. DIV.s 16/16 signed divide
- 5. DIV.u 16/16 unsigned divide

The divide instructions must be executed within a REPEAT loop. Any other form of execution (e.g. a series of discrete divide instructions) will not function correctly because the instruction flow depends on RCOUNT. The divide instruction does not automatically set up the RCOUNT value and it must, therefore, be explicitly and correctly specified in the REPEAT instruction, as shown in Table 2-1 (REPEAT executes the target instruction {operand value + 1} times). The REPEAT loop count must be set up for 18 iterations of the DIV/DIVF instruction. Thus, a complete divide operation requires 19 cycles.

**Note:** The divide flow is interruptible. However, the user needs to save the context as appropriate.

Instruction	Function
DIVF	Signed fractional divide: Wm/Wn $\rightarrow$ W0; Rem $\rightarrow$ W1
DIV.sd	Signed divide: (Wm + 1:Wm)/Wn $\rightarrow$ W0; Rem $\rightarrow$ W1
DIV.s	Signed divide: Wm/Wn $\rightarrow$ W0; Rem $\rightarrow$ W1
DIV.ud	Unsigned divide: (Wm + 1:Wm)/Wn $\rightarrow$ W0; Rem $\rightarrow$ W1
DIV.u	Unsigned divide: Wm/Wn $\rightarrow$ W0; Rem $\rightarrow$ W1

#### TABLE 2-1: DIVIDE INSTRUCTIONS

## 2.4 DSP Engine

The DSP engine consists of a high-speed, 17-bit x 17-bit multiplier, a barrel shifter and a 40-bit adder/ subtracter (with two target accumulators, round and saturation logic).

The dsPIC30F devices have a single instruction flow which can execute either DSP or MCU instructions. Many of the hardware resources are shared between the DSP and MCU instructions. For example, the instruction set has both DSP and MCU multiply instructions which use the same hardware multiplier.

The DSP engine also has the capability to perform inherent accumulator-to-accumulator operations which require no additional data. These instructions are ADD, SUB and NEG.

The DS0 engine has various options selected through various bits in the CPU Core Configuration register (CORCON), as listed below:

- 1. Fractional or integer DSP multiply (IF).
- 2. Signed or unsigned DSP multiply (US).
- 3. Conventional or convergent rounding (RND).
- 4. Automatic saturation on/off for ACCA (SATA).
- 5. Automatic saturation on/off for ACCB (SATB).
- 6. Automatic saturation on/off for writes to data memory (SATDW).
- 7. Accumulator Saturation mode selection (ACCSAT).

Note: For CORCON layout, see Table 3-3.

A block diagram of the DSP engine is shown in Figure 2-2.

TABLE 2-2: DSP INSTRUCTION SUMMARY

Instruction	Algebraic Operation
CLR	A = 0
ED	$A = (x - y)^2$
EDAC	$A = A + (x - y)^2$
MAC	A = A + (x * y)
MOVSAC	No change in A
MPY	A = x * y
MPY.N	A = -x * y
MSC	A = A - x * y



#### FIGURE 3-6: dsPIC30F4011/4012 DATA SPACE MEMORY MAP

## 4.0 ADDRESS GENERATOR UNITS

Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the "dsPIC30F Family Reference Manual" (DS70046). For more information on the device instruction set and programming, refer to the "16-bit MCU and DSC Reference Manual" (DS70157).

The dsPIC DSC core contains two independent address generator units: the X AGU and Y AGU. The Y AGU supports word-sized data reads for the DSP MAC class of instructions only. The dsPIC Digital Signal Controller AGUs support three types of data addressing:

- Linear Addressing
- Modulo (Circular) Addressing
- Bit-Reversed Addressing

Linear and Modulo Data Addressing modes can be applied to data space or program space. Bit-Reversed Addressing is only applicable to data space addresses.

## 4.1 Instruction Addressing Modes

The addressing modes in Table 4-1 form the basis of the addressing modes optimized to support the specific features of individual instructions. The addressing modes provided in the MAC class of instructions are somewhat different from those in the other instruction types.

## 4.1.1 FILE REGISTER INSTRUCTIONS

Most file register instructions use a 13-bit address field (f) to directly address data present in the first 8192 bytes of data memory (near data space). Most file register instructions employ a working register, W0, which is denoted as WREG in these instructions. The destination is typically either the same file register, or WREG (with the exception of the MUL instruction), which writes the result to a register or register pair. The MOV instruction allows additional flexibility and can access the entire data space during file register operation.

#### 4.1.2 MCU INSTRUCTIONS

The three-operand MCU instructions are of the form:

Operand 3 = Operand 1 < function> Operand 2

where Operand 1 is always a working register (i.e., the addressing mode can only be Register Direct), which is referred to as Wb. Operand 2 can be a W register, fetched from data memory or a 5-bit literal. The result location can either be a W register or an address location. The following addressing modes are supported by MCU instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-Modified
- Register Indirect Pre-Modified
- 5-bit or 10-bit Literal

Note: Not all instructions support all the addressing modes given above. Individual instructions may support different subsets of these addressing modes.

## TABLE 4-1:FUNDAMENTAL ADDRESSING MODES SUPPORTED

Addressing Mode	Description
File Register Direct	The address of the file register is specified explicitly.
Register Direct	The contents of a register are accessed directly.
Register Indirect	The contents of Wn forms the EA.
Register Indirect Post-Modified	The contents of Wn forms the EA. Wn is post-modified (incremented or decremented) by a constant value.
Register Indirect Pre-Modified	Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.
Register Indirect with Register Offset	The sum of Wn and Wb forms the EA.
Register Indirect with Literal Offset	The sum of Wn and a literal forms the EA.

NOTES:

## FIGURE 11-2: 16-BIT TIMER4 BLOCK DIAGRAM



## FIGURE 11-3: 16-BIT TIMER5 BLOCK DIAGRAM



## 13.4.2 PWM PERIOD

The PWM period is specified by writing to the PRx register. The PWM period can be calculated using Equation 13-1.

## EQUATION 13-1: PWM PERIOD

 $PWM \ period = [(PRx) + 1] \cdot 4 \cdot Tosc \cdot$  $(TMRx \ prescale \ value)$ 

PWM frequency is defined as 1/[PWM period].

When the selected TMRx is equal to its respective Period register, PRx, the following four events occur on the next increment cycle:

- TMRx is cleared
- The OCx pin is set
  - Exception 1: If PWM duty cycle is 0x0000, the OCx pin will remain low.
  - Exception 2: If duty cycle is greater than PRx, the pin will remain high.
- The PWM duty cycle is latched from OCxRS into OCxR
- The corresponding timer interrupt flag is set

See Figure 13-1 for key PWM period comparisons. Timer3 is referred to in the figure for clarity.





## 14.1 Quadrature Encoder Interface Logic

A typical, incremental (a.k.a. optical) encoder has three outputs: Phase A, Phase B and an index pulse. These signals are useful and often required in position and speed control of ACIM and SR motors.

The two channels, Phase A (QEA) and Phase B (QEB), have a unique relationship. If Phase A leads Phase B, then the direction (of the motor) is deemed positive or forward. If Phase A lags Phase B, then the direction (of the motor) is deemed negative or reverse.

A third channel, termed index pulse, occurs once per revolution and is used as a reference to establish an absolute position. The index pulse coincides with Phase A and Phase B, both low.

## 14.2 16-bit Up/Down Position Counter Mode

The 16-bit Up/Down Counter counts up or down on every count pulse, which is generated by the difference of the Phase A and Phase B input signals. The counter acts as an integrator, whose count value is proportional to position. The direction of the count is determined by the UPDN signal which is generated by the Quadrature Encoder Interface Logic.

#### 14.2.1 POSITION COUNTER ERROR CHECKING

Position counter error checking in the QEI is provided for and indicated by the CNTERR bit (QEICON<15>). The error checking only applies when the position counter is configured for Reset on the Index Pulse modes (QEIM < 2:0 > = 110 or 100). In these modes, the contents of the POSCNT register are compared with the values (0xFFFF or MAXCNT + 1, depending on direction). If these values are detected, an error condition is generated by setting the CNTERR bit and a QEI count error interrupt is generated. The QEI count error interrupt can be disabled by setting the CEID bit (DFLTCON<8>). The position counter continues to count encoder edges after an error has been detected. The POSCNT register continues to count up/down until a natural rollover/underflow. No interrupt is generated for the natural rollover/underflow event. The CNTERR bit is a read/write bit and reset in software by the user.

## 14.2.2 POSITION COUNTER RESET

The Position Counter Reset Enable bit, POSRES (QEI-CON<2>) controls whether the position counter is reset when the index pulse is detected. This bit is only applicable when QEIM<2:0> = 100 or 110.

If the POSRES bit is set to '1', then the position counter is reset when the index pulse is detected. If the POSRES bit is set to '0', then the position counter is not reset when the index pulse is detected. The position counter will continue counting up or down and will be reset on the rollover or underflow condition.

When selecting the INDX signal to reset the position counter (POSCNT), the user has to specify the states on the QEA and QEB input pins. These states have to be matched in order for a Reset to occur. These states are selected by the IMV<1:0> bits (DFLTCON<10:9>).

The Index Match Value bits (IMV<1:0>) allow the user to specify the state of the QEA and QEB input pins, during an index pulse, when the POSCNT register is to be reset.

In 4x Quadrature Count mode:

- IMV1 = Required state of Phase B input signal for match on index pulse
- IMV0 = Required state of Phase A input signal for match on index pulse

In 2x Quadrature Count mode:

- IMV1 = Selects phase input signal for index state match (0 = Phase A, 1 = Phase B)
- IMV0 = Required state of the selected phase input signal for match on index pulse

The interrupt is still generated on the detection of the index pulse and not on the position counter overflow/ underflow.

## 14.2.3 COUNT DIRECTION STATUS

As mentioned in the previous section, the QEI logic generates an UPDN signal, based upon the relationship between Phase A and Phase B. In addition to the output pin, the state of this internal UPDN signal is supplied to an SFR bit, UPDN (QEICON<11>), as a read-only bit.

Note: QEI pins are multiplexed with analog inputs. The user must insure that all QEI associated pins are set as digital inputs in the ADPCFG register.

## 15.1 **PWM Time Base**

The PWM time base is provided by a 15-bit timer with a prescaler and postscaler. The time base is accessible via the PTMR SFR. PTMR<15> is a read-only status bit, PTDIR, that indicates the present count direction of the PWM time base. If PTDIR is cleared, PTMR is counting upwards. If PTDIR is set, PTMR is counting downwards. The PWM time base is configured via the PTCON SFR. The time base is enabled/disabled by setting/clearing the PTEN bit in the PTCON SFR. PTMR is not cleared when the PTEN bit is cleared in software.

The PTPER SFR sets the counting period for PTMR. The user must write a 15-bit value to PTPER<14:0>. When the value in PTMR<14:0> matches the value in PTPER<14:0>, the time base will either reset to '0', or reverse the count direction on the next occurring clock cycle. The action taken depends on the operating mode of the time base.

**Note:** If the Period register is set to 0x0000, the timer will stop counting, and the interrupt and special event trigger will not be generated even if the special event value is also 0x0000. The module will not update the Period register if it is already at 0x0000; therefore, the user must disable the module in order to update the Period register.

The PWM time base can be configured for four different modes of operation:

- Free-Running mode
- Single-Shot mode
- Continuous Up/Down Count mode
- Continuous Up/Down Count mode with interrupts for double updates

These four modes are selected by the PTMOD<1:0> bits in the PTCON SFR. The Continuous Up/Down Count modes support center-aligned PWM generation. The Single-Shot mode allows the PWM module to support pulse control of certain Electronically Commutative Motors (ECMs).

The interrupt signals generated by the PWM time base depend on the mode selection bits (PTMOD<1:0>) and the postscaler bits (PTOPS<3:0>) in the PTCON SFR.

## 15.1.1 FREE-RUNNING MODE

In the Free-Running mode, the PWM time base counts upwards until the value in the Time Base Period register (PTPER) is matched. The PTMR register is reset on the following input clock edge and the time base will continue to count upwards as long as the PTEN bit remains set.

When the PWM time base is in the Free-Running mode (PTMOD<1:0> = 00), an interrupt event is generated each time a match with the PTPER register occurs and the PTMR register is reset to zero. The postscaler selection bits may be used in this mode of the timer to reduce the frequency of the interrupt events.

## 15.1.2 SINGLE-SHOT MODE

In the Single-Shot mode, the PWM time base begins counting upwards when the PTEN bit is set. When the value in the PTMR register matches the PTPER register, the PTMR register will be reset on the following input clock edge and the PTEN bit will be cleared by the hardware to halt the time base.

When the PWM time base is in the Single-Shot mode (PTMOD<1:0> = 01), an interrupt event is generated when a match with the PTPER register occurs, the PTMR register is reset to zero on the following input clock edge and the PTEN bit is cleared. The postscaler selection bits have no effect in this mode of the timer.

## 15.1.3 CONTINUOUS UP/DOWN COUNT MODES

In the Continuous Up/Down Count modes, the PWM time base counts upwards until the value in the PTPER register is matched. The timer will begin counting downwards on the following input clock edge. The PTDIR bit in the PTMR SFR is read-only and indicates the counting direction. The PTDIR bit is set when the timer counts downwards.

In the Continuous Up/Down Count mode (PTMOD<1:0> = 10), an interrupt event is generated each time the value of the PTMR register becomes zero and the PWM time base begins to count upwards. The postscaler selection bits may be used in this mode of the timer to reduce the frequency of the interrupt events.

## FIGURE 18-2: UART RECEIVER BLOCK DIAGRAM



## 19.0 CAN MODULE

Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the *dsPIC30F Family Reference Manual* (DS70046). For more information on the device instruction set and programming, refer to the *"16-bit MCU and DSC Reference Manual"* (DS70157).

## 19.1 Overview

The Controller Area Network (CAN) module is a serial interface, useful for communicating with other CAN modules or digital signal controller devices. This interface/protocol was designed to allow communications within noisy environments. The dsPIC30F4011/4012 devices have 1 CAN module.

The CAN module is a communication controller implementing the CAN 2.0 A/B protocol, as defined in the BOSCH specification. The module will support CAN 1.2, CAN 2.0A, CAN2.0B Passive and CAN 2.0B Active versions of the protocol. The module implementation is a full CAN system. The CAN specification is not covered within this data sheet. The reader may refer to the BOSCH CAN specification for further details.

The module features are as follows:

- Implementation of the CAN protocol CAN 1.2, CAN 2.0A and CAN 2.0B
- · Standard and extended data frames
- 0-8 bytes data length
- Programmable bit rate up to 1 Mbit/sec
- · Support for remote frames
- Double-buffered receiver with two prioritized received message storage buffers (each buffer may contain up to 8 bytes of data)
- 6 full (standard/extended identifier), acceptance filters, 2 associated with the high priority receive buffer and 4 associated with the low priority receive buffer
- 2 full, acceptance filter masks, one each associated with the high and low priority receive buffers
- Three transmit buffers with application specified prioritization and abort capability (each buffer may contain up to 8 bytes of data)
- Programmable wake-up functionality with integrated low-pass filter
- Programmable Loopback mode supports self-test operation
- Signaling via interrupt capabilities for all CAN receiver and transmitter error states
- Programmable clock source

- Programmable link to input capture module (IC2, for both CAN1 and CAN2) for time-stamping and network synchronization
- · Low-power Sleep and Idle mode

The CAN bus module consists of a protocol engine and message buffering/control. The CAN protocol engine handles all functions for receiving and transmitting messages on the CAN bus. Messages are transmitted by first loading the appropriate data registers. Status and errors can be checked by reading the appropriate registers. Any message detected on the CAN bus is checked for errors and then matched against filters to see if it should be received and stored in one of the receive registers.

## 19.2 Frame Types

The CAN module transmits various types of frames which include data messages or remote transmission requests, initiated by the user, as other frames that are automatically generated for control purposes. The following frame types are supported:

#### 19.2.1 STANDARD DATA FRAME

A standard data frame is generated by a node when the node wishes to transmit data. It includes an 11-bit Standard Identifier (SID) but not an 18-bit Extended Identifier (EID).

#### 19.2.2 EXTENDED DATA FRAME

An extended data frame is similar to a standard data frame but includes an extended identifier as well.

## 19.2.3 REMOTE FRAME

It is possible for a destination node to request the data from the source. For this purpose, the destination node sends a remote frame with an identifier that matches the identifier of the required data frame. The appropriate data source node will then send a data frame as a response to this remote request.

#### 19.2.4 ERROR FRAME

An error frame is generated by any node that detects a bus error. An error frame consists of 2 fields: an error flag field and an error delimiter field.

## 19.2.5 OVERLOAD FRAME

An overload frame can be generated by a node as a result of 2 conditions. First, the node detects a dominant bit during interframe space which is an illegal condition. Second, due to internal conditions, the node is not yet able to start reception of the next message. A node may generate a maximum of 2 sequential overload frames to delay the start of the next message.

#### 19.2.6 INTERFRAME SPACE

Interframe space separates a proceeding frame (of whatever type) from a following data or remote frame.

## 21.0 SYSTEM INTEGRATION

Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the *dsPIC30F Family Reference Manual* (DS70046). For more information on the device instruction set and programming, refer to the *"16-bit MCU and DSC Reference Manual"* (DS70157).

There are several features intended to maximize system reliability, minimize cost through elimination of external components, provide power-saving operating modes and offer code protection:

- Oscillator Selection
- Reset
  - Power-on Reset (POR)
  - Power-up Timer (PWRT)
  - Oscillator Start-up Timer (OST)
  - Programmable Brown-out Reset (BOR)
- Watchdog Timer (WDT)
- Power-Saving Modes (Sleep and Idle)
- Code Protection
- Unit ID Locations
- In-Circuit Serial Programming (ICSP)

dsPIC30F devices have a Watchdog Timer which is permanently enabled via the Configuration bits, or can be software controlled. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a delay on power-up only, designed to keep the part in Reset while the power supply stabilizes. With these two timers on-chip, most applications need no external Reset circuitry.

Sleep mode is designed to offer a very low-current Power-Down mode. The user can wake-up from Sleep through external Reset, Watchdog Timer wake-up or through an interrupt. Several oscillator options are also made available to allow the part to fit a wide variety of applications. In the Idle mode, the clock sources are still active, but the CPU is shut off. The RC oscillator option saves system cost, while the LP crystal option saves power.

## 21.1 Oscillator System Overview

The dsPIC30F oscillator system has the following modules and features:

- Various external and internal oscillator options as clock sources
- An on-chip PLL to boost internal operating frequency
- A clock switching mechanism between various clock sources
- Programmable clock postscaler for system power savings
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and takes fail-safe measures
- Oscillator Control register (OSCCON)
- · Configuration bits for main oscillator selection

Table 21-1 provides a summary of the dsPIC30F oscillator operating modes. A simplified diagram of the oscillator system is shown in Figure 21-1.

Configuration bits determine the clock source upon Power-on Reset (POR) and Brown-out Reset (BOR). Thereafter, the clock source can be changed between permissible clock sources. The OSCCON register controls the clock switching and reflects system clock related status bits.

## 24.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of dsPIC30F electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

For detailed information about the dsPIC30F architecture and core, refer to the "dsPIC30F Family Reference Manual" (DS70046).

Absolute maximum ratings for the dsPIC30F family are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

## Absolute Maximum Ratings<sup>(†)</sup>

Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except VDD and MCLR) (Note 1)	
Voltage on VDD with respect to Vss	0.3V to +5.5V
Voltage on MCLR with respect to Vss	0V to +13.25V
Maximum current out of Vss pin	
Maximum current into VDD pin (Note 2)	250 mA
Input clamp current, IIK (VI < 0 or VI > VDD)	±20 mA
Output clamp current, IOK (VO < 0 or VO > VDD)	±20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by all ports	
Maximum current sourced by all ports (Note 2)	200 mA
Note 4. Values and we halve $V_{00}$ at the $\overline{MOLD}$ rin inducing summate measure the	

**Note 1:** Voltage spikes below Vss at the MCLR pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR/ pin, rather than pulling this pin directly to Vss.

2: Maximum allowable current is a function of device maximum power dissipation (see Table 24-2).

<sup>†</sup>**NOTICE:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

## 24.1 DC Characteristics

## TABLE 24-1: OPERATING MIPS VS. VOLTAGE

Ved Benge	Town Bongo	Max MIPS				
VDD Range	Temp Range	dsPIC30F401X-30I	dsPIC30F401X-20E			
4.5-5.5V	-40°C to +85°C	30	—			
4.5-5.5V	-40°C to +125°C	—	20			
3.0-3.6V	-40°C to +85°C	20	—			
3.0-3.6V	-40°C to +125°C	_	15			
2.5-3.0V	-40°C to +85°C	10	—			

## TABLE 24-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Max	Unit
dsPIC30F401X-30I					
Operating Junction Temperature Range	TJ	-40	—	+125	°C
Operating Ambient Temperature Range	TA	-40		+85	°C
dsPIC30F401X-20E					
Operating Junction Temperature Range	TJ	-40	—	+150	°C
Operating Ambient Temperature Range	TA	-40	—	+125	°C
Power Dissipation: Internal Chip Power Dissipation: PINT = VDD $\times$ (IDD - $\Sigma$ IOH)	PD	PINT + PI/O			W
I/O Pin power dissipation: PI/O = $\Sigma$ ({VDD - VOH} × IOH) + $\Sigma$ (VOL × IOL)					
Maximum Allowed Power Dissipation	PDMAX	(	TJ – TA)/θJ	IA	W

## TABLE 24-3: THERMAL PACKAGING CHARACTERISTICS

Characteristic	Symbol	Тур	Max	Unit	Notes
Package Thermal Resistance, 28-pin SPDIP (SP)	θJA	41	—	°C/W	1
Package Thermal Resistance, 28-pin SOIC (SO)	θJA	45		°C/W	1
Package Thermal Resistance, 40-pin PDIP (P)	θJA	37		°C/W	1
Package Thermal Resistance, 44-pin TQFP, 10x10x1 mm (PT)	θJA	40	_	°C/W	1
Package Thermal Resistance, 44-pin QFN (ML)	θJA	28	_	°C/W	1

**Note 1:** Junction to ambient thermal resistance, Theta-ja ( $\theta$ JA) numbers are achieved by package simulations.

DC CH/	RISTICS	Standard Operating Conditions: 2.5V to 5.5V   (unless otherwise stated)   Operating temperature -40°C ≤TA ≤+85°C for Industrial   -40°C ≤TA ≤+125°C for Extended						
Param No.	Symbol	Characteristic	Min Typ <sup>(1)</sup> Max Units Conditions					
	VIL	Input Low Voltage <sup>(2)</sup>						
DI10		I/O pins:						
		with Schmitt Trigger buffer	Vss	—	0.2 Vdd	V		
DI15		MCLR	Vss	—	0.2 Vdd	V		
DI16		OSC1 (in XT, HS and LP modes)	Vss	—	0.2 Vdd	V		
DI17		OSC1 (in RC mode) <sup>(3)</sup>	Vss	—	0.3 Vdd	V		
DI18		SDA, SCL	Vss	—	0.3 Vdd	V	SMBus disabled	
DI19		SDA, SCL	Vss	_	0.8	V	SMBus enabled	
	Viн	Input High Voltage <sup>(2)</sup>						
DI20		I/O pins: with Schmitt Trigger buffer	0.8 Vdd	_	Vdd	V		
DI25		MCLR	0.8 Vdd	_	Vdd	V		
DI26		OSC1 (in XT, HS and LP modes)	0.7 Vdd	_	Vdd	V		
DI27		OSC1 (in RC mode) <sup>(3)</sup>	0.9 Vdd	_	Vdd	V		
DI28		SDA, SCL	0.7 Vdd	_	Vdd	V	SMBus disabled	
DI29		SDA, SCL	2.1	—	Vdd	V	SMBus enabled	
DI30	ICNPU	CNxx Pull-up Current <sup>(2)</sup>	50	250	400	μA	VDD = 5V, VPIN = VSS	
	lı∟	Input Leakage Current <sup>(2,4,5)</sup>						
DI50		I/O ports	_	0.01	±1	μA	Vss ≤VPIN ≤VDD, Pin at high-impedance	
DI51		Analog input pins	—	0.50	—	μA	Vss ≤VPiN ≤VDD, Pin at high-impedance	
DI55		MCLR	—	0.05	±5	μA	Vss ⊴Vpin ⊴Vdd	
DI56		OSC1	—	0.05	±5	μA	Vss ≤VPIN ≤VDD, XT, HS and LP Osc mode	

#### TABLE 24-8: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

**Note 1:** Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

**2:** These parameters are characterized but not tested in manufacturing.

**3:** In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the dsPIC30F device be driven with an external clock while in RC mode.

4: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

5: Negative current is defined as current sourced by the pin.

#### FIGURE 24-11: OUTPUT COMPARE/PWM MODULE TIMING CHARACTERISTICS



#### TABLE 24-28: SIMPLE OUTPUT COMPARE/PWM MODE TIMING REQUIREMENTS

АС СНА	ARACTER	ISTICS	Standard Operating Conditions: 2.5V to 5.(unless otherwise stated)Operating temperature-40°C ≤TA ≤+85°C-40°C ≤TA ≤+125°C				ditions: 2.5V to 5.5V ) 40°C ≤TA ≤+85°C for Industrial 40°C ≤TA ≤+125°C for Extended
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Typ <sup>(2)</sup> Max Units Conditions			
OC15	Tfd	Fault Input to PWM I/O Change	_	_	50	ns	
OC20	TFLT	Fault Input Pulse Width	50		_	ns	

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.



#### TABLE 24-38: CAN MODULE I/O TIMING REQUIREMENTS

AC CHARACTERISTICS			<b>Standar</b> (unless Operatir	d Operati otherwise ng tempera	ng Condi e stated) ature -40° -40°	tions: 2.5 C ≤TA ≤+8 C ≤TA ≤+12	V to 5.5V 5°C for Industrial 25°C for Extended
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min Typ <sup>(2)</sup> Max Units Conditions				
CA10	TioF	Port Output Fall Time	—	—		ns	See parameter DO32
CA11	TioR	Port Output Rise Time	—	—		ns	See parameter DO31
CA20	Tcwf	Pulse Width to Trigger CAN Wake-up Filter	500 — — ns				

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

## 25.2 Package Details

## 28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units				
Dimension	n Limits	MIN	NOM	MAX	
Number of Pins	N		28		
Pitch	е		.100 BSC		
Top to Seating Plane	Α	—	—	.200	
Molded Package Thickness	A2	.120	.135	.150	
Base to Seating Plane	A1	.015	—	—	
Shoulder to Shoulder Width	E	.290	.310	.335	
Molded Package Width	E1	.240 .285 .2			
Overall Length	D	1.345	1.365	1.400	
Tip to Seating Plane	L	.110	.130	.150	
Lead Thickness	С	.008	.010	.015	
Upper Lead Width	b1	.040	.050	.070	
Lower Lead Width	b	.014 .018 .022			
Overall Row Spacing §	eB	_	_	.430	

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-070B

NOTES:

## S

Simple Capture Event Mode	
Capture Buffer Operation	80
Capture Prescaler	80
Hall Sensor Mode	80
Timer2 and Timer3 Selection Mode	80
Simple Output Compare Match Mode	84
Simple PWM Mode	
Input Pin Fault Protection	84
Period	85
Single Pulse PWM Operation	102
Software Simulator (MPLAB SIM)	
Software Stack Pointer, Frame Pointer	18
CALL Stack Frame	33
SPI Module	
Framed SPI Support	
Operating Function Description	107
Operation During CPU Idle Mode	
Operation During CPU Sleep Mode	
Register Map	
SDO1 Disable	
Slave Select Synchronization	109
Word and Byte Communication	
STATUS Register	18
System Integration	
Overview	
Register Map	
-	

## Т

Thermal Operating Conditions1	176
Thermal Packaging Characteristics1	176
Timer1 Module	
16-bit Asynchronous Counter Mode	. 65
16-bit Synchronous Counter Mode	. 65
16-bit Timer Mode	. 65
Gate Operation	. 66
Interrupt	. 67
Operation During Sleep Mode	. 66
Prescaler	. 66
Real-Time Clock	. 67
RTC Interrupts	. 67
RTC Oscillator Operation	. 67
Register Map	. 68
Timer2 and Timer3 Selection Mode	. 84
Timer2/3 Module	
16-bit Timer Mode	. 69
32-bit Synchronous Counter Mode	. 69
32-bit Timer Mode	. 69
ADC Event Trigger	.72
Gate Operation	.72
Interrupt	.72
Operation During Sleep Mode	.72
Register Map	.73
Timer Prescaler	.72
Timer4/5 Module	.75
Register Map	. 77
Timing Diagram	
A/D Conversion	
10-Bit High-Speed (CHPS<1:0> = 01, SIMSAM =	:0,
ASAM = 1, SSRC<2:0> = 111,	
SAMC<4:0> = 00001)2	216
I <sup>2</sup> C Bus Data (Slave Mode)2	209
Timing Diagrams	
A/D Conversion	_
10-Bit High-Speed (CHPS<1:0> = 01, SIMSAM =	= 0,
ASAM = 0, SSRC<2:0> = 000)2	215

Band Gap Start-up Time	191
CAN Bit	132
CAN Module I/O	211
Center-Aligned PWM	
CLKO and I/O	189
Dead-Time Timing	101
Edge-Aligned PWM	
External Clock	184
I <sup>2</sup> C Bus Data (Master Mode)	207
I <sup>2</sup> C Bus Start/Stop Bits (Master Mode)	207
I <sup>2</sup> C Bus Start/Stop Bits (Slave Mode)	209
Input Capture	195
Motor Control PWM	198
Motor Control PWM Module Fault	198
Output Compare	196
Output Compare/PWM	107
DW/M Output	157
	104
QET MODUle Index Puise	
Reset, Watchdog Timer, Oscillator Start-up Tim	ier
and Power-up Timer	190
SPI Master Mode (CKE = 0)	201
SPI Master Mode (CKE = 1)	202
SPI Slave Mode (CKE = 0)	203
SPI Slave Mode (CKE = 1)	205
Time-out Sequence on Power-up	
(MCLR Not Tied to VDD), Case 1	156
Time-out Sequence on Power-up	
(MCLR Not Tied to VDD), Case 2	156
Time-out Sequence on Power-up	
(MCLR Tied to VDD)	156
Timerx External Clock	192
Timina Requirements	
Timing Requirements A/D Conversion	
Timing Requirements A/D Conversion 10-Bit High-Speed	217
Timing Requirements A/D Conversion 10-Bit High-Speed Band Gan Start-up Time	217 191
Timing Requirements A/D Conversion 10-Bit High-Speed Band Gap Start-up Time CAN Module I/O	217 191 211
Timing Requirements A/D Conversion 10-Bit High-Speed Band Gap Start-up Time CAN Module I/O CI KO and I/O	217 191 211 189
Timing Requirements A/D Conversion 10-Bit High-Speed Band Gap Start-up Time CAN Module I/O CLKO and I/O External Clock	217 191 211 189 185
Timing Requirements A/D Conversion 10-Bit High-Speed Band Gap Start-up Time CAN Module I/O CLKO and I/O External Clock I <sup>2</sup> C Bus Data (Master Mode)	217 191 211 189 185 208
Timing Requirements A/D Conversion 10-Bit High-Speed Band Gap Start-up Time CAN Module I/O CLKO and I/O External Clock I <sup>2</sup> C Bus Data (Master Mode)	217 191 211 189 185 208 210
Timing Requirements A/D Conversion 10-Bit High-Speed Band Gap Start-up Time CAN Module I/O CLKO and I/O External Clock I <sup>2</sup> C Bus Data (Master Mode) I <sup>2</sup> C Bus Data (Slave Mode)	217 191 211 189 185 208 210
Timing Requirements A/D Conversion 10-Bit High-Speed Band Gap Start-up Time CAN Module I/O CLKO and I/O External Clock I <sup>2</sup> C Bus Data (Master Mode) I <sup>2</sup> C Bus Data (Slave Mode) Input Capture	
Timing Requirements A/D Conversion 10-Bit High-Speed Band Gap Start-up Time CAN Module I/O CLKO and I/O External Clock I <sup>2</sup> C Bus Data (Master Mode) I <sup>2</sup> C Bus Data (Slave Mode) Input Capture	217 191 211 189 185 208 208 210 195 
Timing Requirements A/D Conversion 10-Bit High-Speed Band Gap Start-up Time CAN Module I/O CLKO and I/O External Clock I <sup>2</sup> C Bus Data (Master Mode) I <sup>2</sup> C Bus Data (Slave Mode) Input Capture Motor Control PWM Output Compare	217 191 211 189 185 208 210 195 198 198
Timing Requirements A/D Conversion 10-Bit High-Speed Band Gap Start-up Time CAN Module I/O CLKO and I/O External Clock I <sup>2</sup> C Bus Data (Master Mode) I <sup>2</sup> C Bus Data (Slave Mode) Input Capture Motor Control PWM Output Compare QEI Module External Clock Output Compare QEI Module External Clock	217 191 211 189 185 208 210 195 198 196 194
Timing Requirements A/D Conversion 10-Bit High-Speed Band Gap Start-up Time CAN Module I/O CLKO and I/O External Clock I <sup>2</sup> C Bus Data (Master Mode) I <sup>2</sup> C Bus Data (Slave Mode) Input Capture Motor Control PWM Output Compare QEI Module External Clock QEI Module Index Pulse	217 191 211 189 185 208 210 195 198 196 194 200
Timing Requirements A/D Conversion 10-Bit High-Speed Band Gap Start-up Time CAN Module I/O CLKO and I/O External Clock I <sup>2</sup> C Bus Data (Master Mode) I <sup>2</sup> C Bus Data (Slave Mode) Input Capture Motor Control PWM Output Compare QEI Module External Clock QEI Module Index Pulse Quadrature Decoder	217 191 211 189 185 208 210 195 198 196 194 200 199
Timing Requirements A/D Conversion 10-Bit High-Speed Band Gap Start-up Time CAN Module I/O CLKO and I/O External Clock I <sup>2</sup> C Bus Data (Master Mode) I <sup>2</sup> C Bus Data (Slave Mode) I <sup>2</sup> C Bus Data (Slave Mode) Input Capture Motor Control PWM Output Compare QEI Module External Clock QEI Module Index Pulse Quadrature Decoder Reset, Watchdog Timer, Oscillator Start-up Tim	217 191 211 189 185 208 210 195 198 196 194 200 199 her
Timing Requirements A/D Conversion 10-Bit High-Speed Band Gap Start-up Time CAN Module I/O CLKO and I/O External Clock I <sup>2</sup> C Bus Data (Master Mode) I <sup>2</sup> C Bus Data (Slave Mode) Input Capture Motor Control PWM Output Compare QEI Module External Clock QEI Module Index Pulse Quadrature Decoder Reset, Watchdog Timer, Oscillator Start-up Time and Power-up Timer	
Timing Requirements A/D Conversion 10-Bit High-Speed Band Gap Start-up Time CAN Module I/O CLKO and I/O External Clock I <sup>2</sup> C Bus Data (Master Mode) I <sup>2</sup> C Bus Data (Slave Mode) I <sup>2</sup> C Bus Data (Slave Mode) Motor Control PWM Output Compare QEI Module External Clock QEI Module Index Pulse Quadrature Decoder Reset, Watchdog Timer, Oscillator Start-up Time and Power-up Timer Simple Output Compare/PWM Mode	
Timing Requirements A/D Conversion 10-Bit High-Speed Band Gap Start-up Time CAN Module I/O CLKO and I/O External Clock I <sup>2</sup> C Bus Data (Master Mode) I <sup>2</sup> C Bus Data (Slave Mode) Input Capture Motor Control PWM Output Compare QEI Module External Clock QEI Module Index Pulse Quadrature Decoder Reset, Watchdog Timer, Oscillator Start-up Time and Power-up Timer Simple Output Compare/PWM Mode SPI Master Mode (CKE = 0)	217 
Timing Requirements A/D Conversion 10-Bit High-Speed Band Gap Start-up Time CAN Module I/O CLKO and I/O External Clock I <sup>2</sup> C Bus Data (Master Mode) I <sup>2</sup> C Bus Data (Slave Mode) Input Capture Motor Control PWM Output Compare QEI Module External Clock QEI Module Index Pulse Quadrature Decoder Reset, Watchdog Timer, Oscillator Start-up Time and Power-up Timer Simple Output Compare/PWM Mode SPI Master Mode (CKE = 0) SPI Master Mode (CKE = 1)	217 
Timing Requirements A/D Conversion 10-Bit High-Speed	217 
Timing Requirements A/D Conversion 10-Bit High-Speed	217 191 211 189 185 208 210 195 198 196 194 200 199 her 197 201 202 204 204 206
Timing Requirements A/D Conversion 10-Bit High-Speed	217 191 211 189 185 208 210 195 198 196 194 200 199 ner 191 197 201 202 204 204 206 192
Timing Requirements A/D Conversion 10-Bit High-Speed	217 191 211 189 185 208 210 195 198 196 194 200 199 191 197 201 202 204 204 206 192 
Timing Requirements A/D Conversion 10-Bit High-Speed	217 191 211 189 185 208 210 195 198 196 194 200 199 ner 191 197 201 202 204 204 206 
Timing Requirements A/D Conversion 10-Bit High-Speed	217 191 211 189 185 208 210 195 198 196 194 200 199 ner 191 197 201 202 204 206 192 204 206 193 193
Timing Requirements A/D Conversion 10-Bit High-Speed	217 191 211 189 185 208 210 195 198 196 194 194 200 199 197 201 202 204 206 192 204 206 193 193 186
Timing Requirements A/D Conversion 10-Bit High-Speed	217 191 211 189 185 208 210 195 198 196 194 194 200 199 197 201 201 202 204 206 192 193 193 186 186 186
Timing Requirements A/D Conversion 10-Bit High-Speed	217 191 211 189 185 208 210 195 198 196 194 200 199 197 201 197 202 204 206 206 192 204 193 193 186 186 186 186 186 186 186
Timing Requirements A/D Conversion 10-Bit High-Speed	217 191 211 189 185 208 210 195 198 196 194 200 199 194 200 199 197 201 202 204 204 192 204 193 193 186 186 46 45
Timing Requirements A/D Conversion 10-Bit High-Speed	217 191 211 189 185 208 210 195 198 196 194 200 199 194 200 199 197 201 202 204 206 192 204 193 193 186 186 46 45 46
Timing Requirements A/D Conversion 10-Bit High-Speed	217 191 211 189 185 208 210 195 198 196 194 200 199 her 191 201 202 204 206 192 204 193 193 186 186 46 45 46 45 45

## **U** UART

UART
Address Detect Mode 123
Alternate I/O121
Auto-Baud Support124
Baud Rate Generator123
Disabling121
Enabling and Setting Up121
Loopback Mode 123
Module Overview119
Operation During CPU Sleep and Idle Modes 124
Receiving Data122
In 8-bit or 9-bit Data Mode 122
Interrupt 122
Receive Buffer (UxRCB)122
Reception Error Handling122
Framing Error (FERR)123
Idle Status 123
Parity Error (PERR)123
Receive Break 123
Receive Buffer Overrun Error (OERR Bit) 122
Setting Up Data, Parity and Stop Bit Selections 121
Transmitting Data121
Break122
In 8-bit Data Mode121
In 9-bit Data Mode121
Interrupt122
Transmit Buffer (UxTXB)121
UART1 Register Map125
UART2 Register Map125
Unit ID Locations149
Universal Asynchronous Receiver
Transmitter Module (UART)119

## W

Wake-up from Sleep	149
Wake-up from Sleep and Idle	47
Watchdog Timer (WDT)	149, 159
Enabling and Disabling	159
Operation	159
WWW Address	
WWW, On-Line Support	8