

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	30 MIPs
Connectivity	CANbus, I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, Motor Control PWM, QEI, POR, PWM, WDT
Number of I/O	20
Program Memory Size	48KB (16K x 24)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	A/D 6x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic30f4012-30i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Name	Pin Type	Buffer Type	Description								
OSC1	I	ST/CMOS	Oscillator crystal input. ST buffer when configured in RC mode; CMOS								
OSC2	I/O	_	therwise. Dscillator crystal output. Connects to crystal or resonator in Crystal Oscillator node. Optionally functions as CLKO in RC and EC modes.								
PGD	I/O	ST	In-Circuit Serial Programming™ data input/output pin.								
PGC	I	ST	In-Circuit Serial Programming clock input pin.								
RB0-RB8	I/O	ST	PORTB is a bidirectional I/O port.								
RC13-RC15	I/O	ST	PORTC is a bidirectional I/O port.								
RD0-RD3	I/O	ST	PORTD is a bidirectional I/O port.								
RE0-RE5, RE8	I/O	ST	PORTE is a bidirectional I/O port.								
RF0-RF6	I/O	ST	PORTF is a bidirectional I/O port.								
SCK1	I/O	ST	Synchronous serial clock input/output for SPI1.								
SDI1	I	ST	SPI1 data in.								
SDO1	0		SPI1 data out.								
SS1		ST	SPI1 slave synchronization.								
SCL	I/O	ST	Synchronous serial clock input/output for I <sup>2</sup> C™.								
SDA	1/0	SI	Synchronous serial data input/output for I <sup>+</sup> C.								
SOSCO		— ST/CMOS	32 kHz low-power oscillator crystal output.								
00001	•	01/01/00	mode; CMOS otherwise.								
T1CK	I	ST	Timer1 external clock input.								
T2CK	I	ST	Timer2 external clock input.								
U1RX	I	ST	UART1 receive.								
U1TX	0	—	UART1 transmit.								
U1ARX		ST	UART1 alternate receive.								
		— ст	UARI1 alternate transmit.								
	0		UART2 transmit								
VDD	P		Positive supply for logic and I/O pins.								
Vss	Р	_	Ground reference for logic and I/O pins.								
VREF+	I	Analog	Analog voltage reference (high) input.								
Vref-	I	Analog	Analog voltage reference (low) input.								
Legend: CM	OS = CI	MOS compat	ible input or output Analog = Analog input								
ST	= Sc	chmitt Trigge	r input with CMOS levels O = Output								
I	= In	put	P = Power								

TABLE 1-1: dsPIC30F4011 I/O PIN DESCRIPTIONS (CONTINUED)

Table 1-2 provides a brief description of the device I/O pinout and the functions that are multiplexed to a port pin. Multiple functions may exist on one port pin. When multiplexing occurs, the peripheral module's functional requirements may force an override of the data direction of the port pin.

Pin Name	Pin Type	Buffer Type	Description							
AN0-AN5	I	Analog	Analog input channels. AN0 and AN1 are also used for device programming data and clock inputs, respectively.							
AVDD	Р	Р	Positive supply for analog module. This pin must be connected at all times.							
AVss	Р	Р	Ground reference for analog module. This pin must be connected at all times.							
CLKI	1	ST/CMOS	External clock source input. Always associated with OSC1 pin function.							
СLКО	0	_	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with OSC2 pin function.							
CN0-CN7	I	ST	Input change notification inputs. Can be software programmed for internal weak pull-ups on all inputs.							
C1RX	I	ST	CAN1 bus receive pin.							
C1TX	0		CAN1 bus transmit pin.							
EMUD	I/O	ST	ICD Primary Communication Channel data input/output pin.							
EMUC	I/O	ST	ICD Primary Communication Channel clock input/output pin.							
EMUD1	I/O	ST	ICD Secondary Communication Channel data input/output pin.							
EMUC1	I/O	ST	ICD Secondary Communication Channel clock input/output pin.							
EMUD2	I/O	ST	ICD Tertiary Communication Channel data input/output pin.							
EMUC2	I/O	ST	ICD Tertiary Communication Channel clock input/output pin.							
EMUD3	1/0	ST	CD Quaternary Communication Channel data input/output pin.							
EMUC3	I/O	SI	CD Quaternary Communication Channel clock input/output pin.							
IC1, IC2, IC7, IC8	Ι	ST	Capture inputs 1, 2, 7 and 8.							
INDX	1	ST	Quadrature Encoder Index Pulse input.							
QEA	I I	ST	Quadrature Encoder Phase A input in QEI mode.							
			Auxiliary Timer External Clock/Gate input in Timer mode.							
QEB		ST	Quadrature Encoder Phase B input in QEI mode.							
			Auxiliary Timer External Clock/Gate input in Timer mode.							
INT0	I	ST	External interrupt 0.							
INT1		ST	External interrupt 1.							
INT2		ST	External interrupt 2.							
FLTA	1	ST	PWM Fault A input.							
PWM1L	0		PWM1 low output.							
PWM1H	0	—	PWM1 high output.							
PWM2L	0	—	PWM2 low output.							
PWM2H	0	—	PWM2 high output.							
PWM3L	0		PWM3 low output.							
РШМЗН	0	—	PWM3 high output.							
MCLR	I/P	ST	Master Clear (Reset) input or programming voltage input. This pin is an active-low Reset to the device.							
OCFA	I	ST	Compare Fault A input (for Compare channels 1, 2, 3 and 4).							
OC1, OC2	0	—	Compare outputs 1 and 2.							
Legend: CM	10S = CI	MOS compat	tible input or output Analog = Analog input							
ST	= Sc	chmitt Trigge	r input with CMOS levels O = Output							
I	= Inj	put	P = Power							

TABLE 1-2: dsPIC30F4012 I/O PIN DESCRIPTIONS

#### 3.1.1 DATA ACCESS FROM PROGRAM MEMORY USING TABLE INSTRUCTIONS

This architecture fetches 24-bit wide program memory. Consequently, instructions are always aligned. However, as the architecture is modified Harvard, data can also be present in program space.

There are two methods by which program space can be accessed; via special table instructions, or through the remapping of a 16K word program space page into the upper half of data space (see Section 3.1.2 "Data Access From Program Memory Using Program Space Visibility"). The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the least significant word (Isw) of any address within program space, without going through data space. The TBLRDH and TBLWTH instructions are the only method whereby the upper 8 bits of a program space word can be accessed as data.

The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to data space addresses. Program memory can thus be regarded as two, 16-bit word-wide address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space which contains the least significant data word, and TBLRDH and TBLWTH access the space which contains the Most Significant Byte of data.

Figure 3-2 illustrates how the EA is created for table operations and data space accesses (PSV = 1). Here, P<23:0> refers to a program space word, whereas D<15:0> refers to a data space word.

A set of table instructions is provided to move byte or word-sized data to and from program space (see Figure 3-3 and Figure 3-4).

 TBLRDL: Table Read Low Word: Read the lsw of the program address; P<15:0> maps to D<15:0>. Byte: Read one of the LSBs of the program address; P<7:0> maps to the destination byte when byte select = 0; P<15:8> maps to the destination byte when byte

P<15:8> maps to the destination byte when byte select = 1.

- TBLWTL: Table Write Low (refer to Section 6.0 "Flash Program Memory" for details on Flash programming).
- TBLRDH: Table Read High Word: Read the msw of the program address; P<23:16> maps to D<7:0>; D<15:8> will always be = 0.

Byte: Read one of the MSBs of the program address;

P<23:16> maps to the destination byte when byte select = 0;

The destination byte will always be '0' when byte select = 1.

 TBLWTH: Table Write High (refer to Section 6.0 "Flash Program Memory" for details on Flash programming).

#### PC Address 23 16 8 0 0x000000 00000000 0x000002 00000000 0000000 0x000004 0x000006 00000000 TBLRDL.B (Wn < 0 > = 0) TBLRDL.W Program Memory 'Phantom' Byte TBLRDL.B (Wn < 0 > = 1) (read as '0').

#### FIGURE 3-3: PROGRAM DATA TABLE ACCESS (LEAST SIGNIFICANT WORD)

## 4.0 ADDRESS GENERATOR UNITS

Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the "dsPIC30F Family Reference Manual" (DS70046). For more information on the device instruction set and programming, refer to the "16-bit MCU and DSC Reference Manual" (DS70157).

The dsPIC DSC core contains two independent address generator units: the X AGU and Y AGU. The Y AGU supports word-sized data reads for the DSP MAC class of instructions only. The dsPIC Digital Signal Controller AGUs support three types of data addressing:

- Linear Addressing
- Modulo (Circular) Addressing
- Bit-Reversed Addressing

Linear and Modulo Data Addressing modes can be applied to data space or program space. Bit-Reversed Addressing is only applicable to data space addresses.

### 4.1 Instruction Addressing Modes

The addressing modes in Table 4-1 form the basis of the addressing modes optimized to support the specific features of individual instructions. The addressing modes provided in the MAC class of instructions are somewhat different from those in the other instruction types.

#### 4.1.1 FILE REGISTER INSTRUCTIONS

Most file register instructions use a 13-bit address field (f) to directly address data present in the first 8192 bytes of data memory (near data space). Most file register instructions employ a working register, W0, which is denoted as WREG in these instructions. The destination is typically either the same file register, or WREG (with the exception of the MUL instruction), which writes the result to a register or register pair. The MOV instruction allows additional flexibility and can access the entire data space during file register operation.

#### 4.1.2 MCU INSTRUCTIONS

The three-operand MCU instructions are of the form:

Operand 3 = Operand 1 < function> Operand 2

where Operand 1 is always a working register (i.e., the addressing mode can only be Register Direct), which is referred to as Wb. Operand 2 can be a W register, fetched from data memory or a 5-bit literal. The result location can either be a W register or an address location. The following addressing modes are supported by MCU instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-Modified
- Register Indirect Pre-Modified
- 5-bit or 10-bit Literal

Note: Not all instructions support all the addressing modes given above. Individual instructions may support different subsets of these addressing modes.

#### TABLE 4-1:FUNDAMENTAL ADDRESSING MODES SUPPORTED

Addressing Mode	Description
File Register Direct	The address of the file register is specified explicitly.
Register Direct	The contents of a register are accessed directly.
Register Indirect	The contents of Wn forms the EA.
Register Indirect Post-Modified	The contents of Wn forms the EA. Wn is post-modified (incremented or decremented) by a constant value.
Register Indirect Pre-Modified	Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.
Register Indirect with Register Offset	The sum of Wn and Wb forms the EA.
Register Indirect with Literal Offset	The sum of Wn and a literal forms the EA.

## 9.0 TIMER1 MODULE

Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the *dsPIC30F Family Reference Manual* (DS70046). For more information on the device instruction set and programming, refer to the *"16-bit MCU and DSC Reference Manual"* (DS70157).

This section describes the 16-bit general purpose Timer1 module and associated operational modes. Figure 9-1 depicts the simplified block diagram of the 16-bit Timer1 module.

Note: Timer1 is a 'Type A' timer. Please refer to the specifications for a Type A timer in Section 24.0 "Electrical Characteristics" of this document.

The following sections provide a detailed description, including setup and control registers, along with associated block diagrams for the operational modes of the timers.

The Timer1 module is a 16-bit timer which can serve as the time counter for the Real-Time Clock, or operate as a free-running, interval timer/counter. The 16-bit timer has the following modes:

- 16-bit Timer
- 16-bit Synchronous Counter
- 16-bit Asynchronous Counter

Further, the following operational characteristics are supported:

- Timer gate operation
- Selectable prescaler settings
- Timer operation during CPU Idle and Sleep modes
- Interrupt on 16-bit Period register match or falling edge of external gate signal

These operating modes are determined by setting the appropriate bit(s) in the 16-bit SFR, T1CON. Figure 9-1 presents a block diagram of the 16-bit timer module.

**16-bit Timer Mode:** In the 16-bit Timer mode, the timer increments on every instruction cycle up to a match value, preloaded into the Period register, PR1, then resets to 0 and continues to count.

When the CPU goes into the Idle mode, the timer will stop incrementing unless the TSIDL (T1CON<13>) bit = 0. If TSIDL = 1, the timer module logic will resume the incrementing sequence upon termination of the CPU Idle mode.

**16-bit Synchronous Counter Mode:** In the 16-bit Synchronous Counter mode, the timer increments on the rising edge of the applied external clock signal, which is synchronized with the internal phase clocks. The timer counts up to a match value preloaded in PR1, then resets to 0 and continues.

When the CPU goes into the Idle mode, the timer will stop incrementing unless the respective TSIDL bit = 0. If TSIDL = 1, the timer module logic will resume the incrementing sequence upon termination of the CPU Idle mode.

**16-bit Asynchronous Counter Mode:** In the 16-bit Asynchronous Counter mode, the timer increments on every rising edge of the applied external clock signal. The timer counts up to a match value preloaded in PR1, then resets to 0 and continues.

When the timer is configured for the Asynchronous mode of operation, and the CPU goes into the Idle mode, the timer will stop incrementing if TSIDL = 1.

#### 15.7.1 DEAD-TIME GENERATORS

Each complementary output pair for the PWM module has a 6-bit down counter that is used to produce the dead-time insertion. As shown in Figure 15-4, each dead-time unit has a rising and falling edge detector connected to the duty cycle comparison output.

#### 15.7.2 DEAD-TIME RANGES

The amount of dead time provided by the dead-time unit is selected by specifying the input clock prescaler value and a 6-bit unsigned value.

Four input clock prescaler selections have been provided to allow a suitable range of dead time based on the device operating frequency. The dead-time clock prescaler values are selected using the DTAPS<1:0> control bits in the DTCON1 SFR. One of four clock prescaler options (TCY, 2 TCY, 4 TCY or 8 TCY) may be selected.

After the prescaler value is selected, the dead time is adjusted by loading 6-bit unsigned values into the DTCON1 SFR.

The dead-time unit prescaler is cleared on the following events:

- On a load of the down timer due to a duty cycle comparison edge event.
- On a write to the DTCON1 register.

• On any device Reset.

Note: The user should not modify the DTCON1 register value while the PWM module is operating (PTEN = 1). Unexpected results may occur.

## FIGURE 15-4: DEAD-TIME TIMING DIAGRAM



## TABLE 16-1: SPI1 REGISTER MAP<sup>(1)</sup>

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Rese	t State
SPI1STAT	0220	SPIEN	—	SPISIDL	_	—	_	—	_	—	SPIROV	—	—	—	—	SPITBF	SPIRBF	0000 0000	0000 0000
SPI1CON	0222	_	FRMEN	SPIFSD	_	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN	SPRE2	SPRE1	SPRE0	PPRE1	PPRE0	0000 0000	0000 0000
SPI1BUF	0224		Transmit and Receive Buffer									0000 0000	0000 0000						

 Legend:
 u = uninitialized bit; — = unimplemented bit, read as '0'

 Note
 1:
 Refer to the "dsPIC30F Family Reference Manual" (DS70046) for descriptions of register bit fields.

### 17.7 Interrupts

The I<sup>2</sup>C module generates two interrupt flags, MI2CIF (I<sup>2</sup>C Master Interrupt Flag) and SI2CIF (I<sup>2</sup>C Slave Interrupt Flag). The MI2CIF interrupt flag is activated on completion of a master message event. The SI2CIF interrupt flag is activated on detection of a message directed to the slave.

## 17.8 Slope Control

The I<sup>2</sup>C standard requires slope control on the SDA and SCL signals for Fast mode (400 kHz). The control bit, DISSLW, enables the user to disable slew rate control, if desired. It is necessary to disable the slew rate control for 1 MHz mode.

### 17.9 IPMI Support

The control bit, IPMIEN, enables the module to support Intelligent Peripheral Management Interface (IPMI). When this bit is set, the module accepts and acts upon all addresses.

### 17.10 General Call Address Support

The general call address can address all devices. When this address is used, all devices should, in theory, respond with an Acknowledgement.

The general call address is one of eight addresses reserved for specific purposes by the  $I^2C$  protocol. It consists of all '0's with R\_W = 0.

The general call address is recognized when the General Call Enable (GCEN) bit is set (I2CCON<7> = 1). Following a Start bit detection, 8 bits are shifted into I2CRSR and the address is compared with I2CADD, and is also compared with the general call address which is fixed in hardware.

If a general call address match occurs, the I2CRSR is transferred to the I2CRCV after the eighth clock, the RBF flag is set, and on the falling edge of the ninth bit (ACK bit), the Master Event Interrupt Flag (MI2CIF) is set.

When the interrupt is serviced, the source for the interrupt can be checked by reading the contents of the I2CRCV to determine if the address was device-specific or a general call address.

### 17.11 I<sup>2</sup>C Master Support

As a master device, six operations are supported.

- · Assert a Start condition on SDA and SCL.
- Assert a Restart condition on SDA and SCL.
- Write to the I2CTRN register initiating transmission of data/address.
- Generate a Stop condition on SDA and SCL.
- Configure the I<sup>2</sup>C port to receive data.
- Generate an ACK condition at the end of a received byte of data.

## 17.12 I<sup>2</sup>C Master Operation

The master device generates all of the serial clock pulses and the Start and Stop conditions. A transfer is ended with a Stop condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I<sup>2</sup>C bus will not be released.

In Master Transmitter mode, serial data is output through SDA, while SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the data direction bit. In this case, the data direction bit ( $R_W$ ) is logic '0'. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an ACK bit is received. Start and Stop conditions are output to indicate the beginning and the end of a serial transfer.

In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the data direction bit. In this case, the data direction bit (R\_W) is logic '1'. Thus, the first byte transmitted is a 7-bit slave address, followed by a '1' to indicate the receive bit. Serial data is received via SDA while SCL outputs the serial clock. Serial data is received 8 bits at a time. After each byte is received, an ACK bit is transmitted. Start and Stop conditions indicate the beginning and end of transmission.

#### 17.12.1 I<sup>2</sup>C MASTER TRANSMISSION

Transmission of a data byte, a 7-bit address or the second half of a 10-bit address, is accomplished by simply writing a value to the I2CTRN register. The user should only write to I2CTRN when the module is in a Wait state. This action will set the buffer full flag (TBF) and allow the Baud Rate Generator to begin counting and start the next transmission. Each bit of address/ data will be shifted out onto the SDA pin after the falling edge of SCL is asserted. The Transmit Status Flag, TRSTAT (I2CSTAT<14>), indicates that a master transmit is in progress.

## 21.2.7 FAIL-SAFE CLOCK MONITOR

The Fail-Safe Clock Monitor (FSCM) allows the device to continue to operate even in the event of an oscillator failure. The FSCM function is enabled by appropriately programming the FCKSM<1:0> Configuration bits (Clock Switch and Monitor Selection bits) in the Fosc device Configuration register. If the FSCM function is enabled, the LPRC internal oscillator runs at all times (except during Sleep mode) and is not subject to control by the SWDTEN bit.

In the event of an oscillator failure, the FSCM generates a clock failure trap event and switches the system clock over to the FRC oscillator. The user then has the option to either attempt to restart the oscillator or execute a controlled shutdown. The user may decide to treat the trap as a warm Reset by simply loading the Reset address into the oscillator fail trap vector. In this event, the CF (Clock Fail) status bit (OSCCON<3>) is also set whenever a clock failure is recognized.

In the event of a clock failure, the WDT is unaffected and continues to run on the LPRC clock.

If the oscillator has a very slow start-up time coming out of POR, BOR or Sleep, it is possible that the PWRT timer will expire before the oscillator has started. In such cases, the FSCM is activated. The FSCM initiates a clock failure trap, and the COSC<1:0> bits are loaded with the Fast RC (FRC) oscillator selection. This effectively shuts off the original oscillator that was trying to start.

The user may detect this situation and restart the oscillator in the clock fail trap Interrupt Service Routine (ISR).

Upon a clock failure detection, the FSCM module initiates a clock switch to the FRC oscillator as follows:

- 1. The COSC<1:0> bits (OSCCON<13:12>) are loaded with the FRC oscillator selection value.
- 2. CF bit is set (OSCCON<3>).
- 3. OSWEN control bit (OSCCON<0>) is cleared.

For the purpose of clock switching, the clock sources are sectioned into four groups:

- Primary
- Secondary
- Internal FRC
- Internal LPRC

The user can switch between these functional groups but cannot switch between options within a group. If the primary group is selected, then the choice within the group is always determined by the FPR<3:0> Configuration bits. The OSCCON register holds the control and status bits related to clock switching.

- COSC<1:0>: Read-only status bits always reflect the current oscillator group in effect.
- NOSC<1:0>: Control bits which are written to indicate the new oscillator group of choice.
  - On POR and BOR, COSC<1:0> and NOSC<1:0> are both loaded with the Configuration bit values, FOS<1:0>.
- LOCK: The LOCK status bit indicates a PLL lock.
- CF: Read-only status bit indicating if a clock fail detect has occurred.
- OSWEN: Control bit changes from a '0' to a '1' when a clock transition sequence is initiated. Clearing the OSWEN control bit aborts a clock transition in progress (used for hang-up situations).

If Configuration bits, FCKSM<1:0> = 1x, then the clock switching and Fail-Safe Clock Monitor functions are disabled. This is the default Configuration bit setting.

If clock switching is disabled, then the FOS<1:0> and FPR<3:0> bits directly control the oscillator selection, and the COSC<1:0> bits do not control the clock selection. However, these bits do reflect the clock source selection.

**Note:** The application should not attempt to switch to a clock of frequency lower than 100 kHz when the Fail-Safe Clock Monitor is enabled. If such clock switching is performed, the device may generate an oscillator fail trap and switch to the Fast RC (FRC) oscillator.

#### 21.2.8 PROTECTION AGAINST ACCIDENTAL WRITES TO OSCCON

A write to the OSCCON register is intentionally made difficult because it controls clock switching and clock scaling.

To write to the OSCCON low byte, the following code sequence must be executed without any other instructions in between:

Byte Write 0x46 to OSCCON low Byte Write 0x57 to OSCCON low

Byte Write is allowed for one instruction cycle. Write the desired value or use bit manipulation instruction.

To write to the OSCCON high byte, the following instructions must be executed without any other instructions in between:

Byte Write 0x78 to OSCCON high Byte Write 0x9A to OSCCON high

*Byte Write is allowed for one instruction cycle.* Write the desired value or use bit manipulation instruction.

## 21.3.1.1 POR with Long Crystal Start-up Time (with FSCM Enabled)

The oscillator start-up circuitry is not linked to the POR circuitry. Some crystal circuits (especially low-frequency crystals) have a relatively long start-up time. Therefore, one or more of the following conditions is possible after the POR timer and the PWRT have expired:

- The oscillator circuit has not begun to oscillate.
- The Oscillator Start-up Timer has not expired (if a crystal oscillator is used).
- The PLL has not achieved a lock (if PLL is used).

If the FSCM is enabled and one of the above conditions is true, then a clock failure trap occurs. The device automatically switches to the FRC oscillator and the user can switch to the desired crystal oscillator in the trap ISR.

### 21.3.1.2 Operating without FSCM and PWRT

If the FSCM is disabled and the Power-up Timer (PWRT) is also disabled, then the device exits rapidly from Reset on power-up. If the clock source is FRC, LPRC, ERC or EC, it will be active immediately.

If the FSCM is disabled and the system clock has not started, the device will be in a frozen state at the Reset vector until the system clock starts. From the user's perspective, the device will appear to be in Reset until a system clock is available.

#### 21.3.2 BOR: PROGRAMMABLE BROWN-OUT RESET

The BOR (Brown-out Reset) module is based on an internal voltage reference circuit. The main purpose of the BOR module is to generate a device Reset when a brown-out condition occurs. Brown-out conditions are generally caused by glitches on the AC mains (i.e., missing portions of the AC cycle waveform due to bad power transmission lines, or voltage sags due to excessive current draw when a large inductive load is turned on).

The BOR module allows selection of one of the following voltage trip points (see Table 24-10):

- 2.6V-2.71V
- 4.1V-4.4V
- 4.58V-4.73V

**Note:** The BOR voltage trip points indicated here are nominal values provided for design guidance only.

A BOR generates a Reset pulse, which resets the device. The BOR selects the clock source, based on the device Configuration bit values (FOS<1:0> and FPR<3:0>). Furthermore, if an oscillator mode is selected, the BOR activates the Oscillator Start-up Timer (OST). The system clock is held until OST expires. If the PLL is used, then the clock is held until the LOCK bit (OSCCON<5>) is '1'.

Concurrently, the POR time-out (TPOR) and the PWRT time-out (TPWRT) are applied before the internal Reset is released. If TPWRT = 0 and a crystal oscillator is being used, then a nominal delay of TFSCM = 100  $\mu$ s is applied. The total delay in this case is (TPOR + TFSCM).

The BOR status bit (RCON<1>) is set to indicate that a BOR has occurred. The BOR circuit, if enabled, continues to operate while in Sleep or Idle modes and resets the device if VDD falls below the BOR threshold voltage.

#### FIGURE 21-6: EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



- only if the VDD power-up slope is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
  - 2: R should be suitably chosen so as to make sure that the voltage drop across R does not violate the device's electrical specification.
  - **3:** R1 should be suitably chosen so as to limit any current flowing into MCLR from external capacitor C, in the event of MCLR pin breakdown, due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).

Note: Dedicated supervisory devices, such as the MCP1XX and MCP8XX, may also be used as an external Power-on Reset circuit.

#### TABLE 24-4: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CH	ARACTE	RISTICS	Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated)         Operating temperature       -40°C ≤TA ≤+85°C for Industrial         -40°C ≤TA ≤+125°C for Extended						
Param No.	Symbol	Characteristic	Min	Typ <sup>(1)</sup>	Max	Units	Conditions		
Operat	ing Voltag	je <sup>(2)</sup>							
DC10	Vdd	Supply Voltage	2.5	—	5.5	V	Industrial temperature		
DC11	Vdd	Supply Voltage	3.0	—	5.5	V	Extended temperature		
DC12	Vdr	RAM Data Retention Voltage <sup>(3)</sup>	1.75	—	_	V			
DC16	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	—	Vss	_	V			
DC17	SVDD	<b>VDD Rise Rate</b> to ensure internal Power-on Reset signal	0.05			V/ms	0-5V in 0.1 sec, 0-3V in 60 ms		

**Note 1:** Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: These parameters are characterized but not tested in manufacturing.

**3:** This is the limit to which VDD can be lowered without losing RAM data.

#### TABLE 24-5: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

DC CHARACT	ERISTICS		Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated)         Operating temperature       -40°C ≤TA ≤+85°C for Industrial         -40°C ≤TA ≤+125°C for Extended								
Parameter No.	Typical <sup>(1)</sup>	Мах	Units	Conditions							
Operating Cur	rent (IDD) <sup>(2)</sup>										
DC31a	2	4	mA	+25°C							
DC31b	2	4	mA	+85°C	3.3V						
DC31c	2	4	mA	+125°C		0.128 MIPS					
DC31e	3	5	mA	+25°C		LPRC (512 kHz)					
DC31f	3	5	mA	+85°C	5V						
DC31g	3	5	mA	+125°C							
DC30a	4	6	mA	+25°C							
DC30b	4	6	mA	+85°C	3.3V						
DC30c	4	6	mA	+125°C		(1.8 MIPS)					
DC30e	7	10	mA	+25°C		FRC (7.37 MHz)					
DC30f	7	10	mA	+85°C	5V						
DC30g	7	10	mA	+125°C							
DC23a	12	19	mA	+25°C							
DC23b	12	19	mA	+85°C	3.3V						
DC23c	13	19	mA	+125°C							
DC23e	19	31	mA	+25°C		4 MIPS					
DC23f	20	31	mA	+85°C	5V						
DC23g	20	31	mA	+125°C							
DC24a	28	39	mA	+25°C							
DC24b	28	39	mA	+85°C	3.3V						
DC24c	29	39	mA	+125°C							
DC24e	46	64	mA	+25°C		10 MIPS					
DC24f	46	64	mA	+85°C	5V						
DC24g	47	64	mA	+125°C							
DC27a	53	72	mA	+25°C	2.21/						
DC27b	53	72	mA	+85°C	3.3V						
DC27d	87	120	mA	+25°C		20 MIPS					
DC27e	87	120	mA	+85°C	5V						
DC27f	87	120	mA	+125°C							
DC29a	124	170	mA	+25°C	E\/						
DC29b	125	170	mA	+85°C	50	JU MIRS					

**Note 1:** Data in "Typical" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows: OSC1 driven with external square wave from rail to rail. All I/O pins are configured as inputs and pulled to VDD. MCLR = VDD, WDT, FSCM, LVD and BOR are disabled. CPU, SRAM, program memory and data memory are operational. No peripheral modules are operating.

### 24.2 AC Characteristics and Timing Parameters

The information contained in this section defines dsPIC30F AC characteristics and timing parameters.

#### TABLE 24-12: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

	Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated)
AC CHARACTERISTICS	Operating temperature       -40°C ≤TA ≤+85°C for Industrial         -40°C ≤TA ≤+125°C for Extended         Operating voltage VDD range as described in Section 24.1 "DC         Characteristics".

#### FIGURE 24-2: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



#### FIGURE 24-3: EXTERNAL CLOCK TIMING





## FIGURE 24-5: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING CHARACTERISTICS

#### FIGURE 24-7: TIMERx EXTERNAL CLOCK TIMING CHARACTERISTICS



AC CHARACTERISTICS				Standa Operat	Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated)         Operating temperature       -40°C ≤TA ≤+85°C for Industrial         -40°C ≤TA ≤+125°C for Extended						
Param No.	Symbol	Char	Characteristic		Min	Тур	Max	Units	Conditions		
TA10	T⊤xH	T1CK High Time	Synchro no preso	nous, caler	0.5 TCY + 20	—	-	ns	Must also meet parameter TA15		
			Synchronous, with prescaler		10	_	_	ns			
			Asynchr	onous	10		—	ns			
TA11	T⊤xL	T1CK Low Time	Synchro no preso	nous, caler	0.5 Tcy + 20	—	—	ns	Must also meet parameter TA15		
			Synchronous, with prescaler		10	—	—	ns			
			Asynchr	ronous	10		—	ns			
TA15	ΤτχΡ	T1CK Input Synchro Period no pres		nous, caler	Tcy + 10	—	—	ns			
			Synchro with pres	nous, scaler	Greater of: 20 ns or (Tcy + 40)/N		—		N = prescale value (1, 8, 64, 256)		
			Asynchr	onous	20	—	—	ns			
OS60	Ft1	SOSCO/T1CK Oscilla Input frequency Range (oscillator enabled by bit, TCS (T1CON<1>)		tor e setting	DC	—	50	kHz			
TA20	TCKEXTMRL	Delay from External T1 Clock Edge to Timer Increment		1CK	0.5 TCY	_	1.5 TCY				

#### TABLE 24-22: TIMER1 EXTERNAL CLOCK TIMING REQUIREMENTS



#### FIGURE 24-16: SPI MODULE MASTER MODE (CKE = 0) TIMING CHARACTERISTICS

#### TABLE 24-32: SPI MASTER MODE (CKE = 0) TIMING REQUIREMENTS

AC CHA	ARACTERIST	Standard Operating Conditions: 2.5V to 5.5V         (unless otherwise stated)         Operating temperature       -40°C ≤TA ≤+85°C for Industrial         -40°C ≤TA ≤+125°C for Extended						
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур <sup>(2)</sup>	Max	Units	Conditions	
SP10	TscL	SCK1 Output Low Time <sup>(3)</sup>	Tcy/2	—		ns		
SP11	TscH	SCK1 Output High Time <sup>(3)</sup>	Tcy/2	—	_	ns		
SP20	TscF	SCK1 Output Fall Time <sup>(4</sup>	—	—	—	ns	See parameter DO32	
SP21	TscR	SCK1 Output Rise Time <sup>(4)</sup>	—	_	_	ns	See parameter DO31	
SP30	TdoF	SDO1 Data Output Fall Time <sup>(4)</sup>	_		_	ns	See parameter DO32	
SP31	TdoR	SDO1 Data Output Rise Time <sup>(4)</sup>	—	—	—	ns	See parameter DO31	
SP35	TscH2doV, TscL2doV	SDO1 Data Output Valid after SCK1 Edge	_		30	ns		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI1 Data Input to SCK1 Edge	20			ns		
SP41	TscH2diL, TscL2diL	Hold Time of SDI1 Data Input to SCK1 Edge	20			ns		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

**3:** The minimum clock period for SCK1 is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPI pins.

## 28-Lead Plastic Small Outline (SO) – Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging







	Units	MILLMETERS				
Dimer	nsion Limits	MIN	NOM	MAX		
Number of Pins	Ν		28			
Pitch	е		1.27 BSC			
Overall Height	A	_	—	2.65		
Molded Package Thickness	A2	2.05	—	—		
Standoff §	A1	0.10	—	0.30		
Overall Width	E	10.30 BSC				
Molded Package Width	E1	7.50 BSC				
Overall Length	D	17.90 BSC				
Chamfer (optional)	h	0.25	—	0.75		
Foot Length	L	0.40	—	1.27		
Footprint	L1		1.40 REF			
Foot Angle Top	φ	0°	—	8°		
Lead Thickness	С	0.18	—	0.33		
Lead Width	b	0.31	—	0.51		
Mold Draft Angle Top	α	5°	_	15°		
Mold Draft Angle Bottom	β	5°	-	15°		

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-052B

NOTES:

Memory Map	
Near Data Space	
Software Stack	
Width	
Data EEPROM Memory	55
Erasing	
Erasing. Block	
Erasing, Word	
Protection Against Spurious Write	
Reading	55
Write Verify	58
Writing	
Writing Block	
Writing Word	
DC Characteristics	176
BOP	183
I/O Pin Input Specifications	105
	101
I/O Pin Output Specifications	
Operating Current (IDD)	
Power-Down Current (IPD)	
Program and EEPROM	
DC Temperature and Voltage Specifications	
Dead-Time Generators	
Ranges	101
Development Support	171
Device Configuration	
Register Map	
Device Configuration Registers	160
FBORPOR	160
FGS	160
FOSC	
FWDT	
Divide Support	20
DSP Engine	20
Multiplier	
dsPIC30F4011 Port Register Map	61
dsPIC30F4012 Port Register Map	
Dual Output Compare Match Mode	
Continuous Output Pulse Mode	
Single Output Pulse Mode	

## Е

Edge-Aligned PWM	
Electrical Characteristics	175
Equations	
A/D Conversion Clock	140
Baud Rate	123
I2CBRG Value	116
PWM Period	
PWM Period (Center-Aligned Mode)	
PWM Resolution	
Time Quantum for Clock Generation	133
Errata	8
External Interrupt Requests	47

## F

Fast Context Saving	47
Flash Program Memory	49
In-Circuit Serial Programming (ICSP)	49
Run-Time Self-Programming (RTSP)	49
Table Instruction Operation Summary	49

## I

Parallel I/O (PIO) 59
I <sup>2</sup> C Module
10-bit Slave Mode Operation 113
Reception 114
Transmission 114
7-bit Slave Mode Operation 113
Reception 113
Transmission 113
Addresses 113
Automatic Clock Stretch 114
During 10-bit Addressing (STREN – 1) $114$
During 7 bit Addressing (STREN = 1) $114$
$\begin{array}{l} During 7-bit Addressing (STREN = 1)$
I ransmission
General Call Address Support 115
Interrupts 115
IPMI Support 115
Master Operation 115
Baud Rate Generator (BRG)
Clock Operation 116
Multi-Master Communication.
Bus Collision and Arbitration 116
Reception 116
Transmission 115
Master Current 445
Master Support
Operating Function Description 111
Operation During CPU Sleep and Idle Modes 116
Pin Configuration 111
Programmer's Model 111
Register Map 117
Registers 111
Slope Control 115
Software Controlled Clock Stretching (STREN = 1), $114$
Various Modes 111
In-Circuit Serial Programming (ICSP)
Independent DM/M Output
Independent P will Output
Initialization Condition for RCON Register, Case 1
Initialization Condition for RCON Register, Case 2 158
Initialization Condition for RCON Register, Case 2
Initialization Condition for RCON Register, Case 2
Initialization Condition for RCON Register, Case 2
Initialization Condition for RCON Register, Case 2
Initialization Condition for RCON Register, Case 2
Initialization Condition for RCON Register, Case 2
Initialization Condition for RCON Register, Case 2
Initialization Condition for RCON Register, Case 2
Initialization Condition for RCON Register, Case 2       158         Input Capture Module       79         In CPU Idle Mode       80         In CPU Sleep Mode       80         Interrupts       81         Register Map       82         Simple Capture Event Mode       80         Input Change Notification Module       63         Register Map (bits 7-0)       63
Initialization Condition for RCON Register, Case 2
Initialization Condition for RCON Register, Case 2
Initialization Condition for RCON Register, Case 2
Initialization Condition for RCON Register, Case 2
Initialization Condition for RCON Register, Case 2
Initialization Condition for RCON Register, Case 2       158         Input Capture Module       79         In CPU Idle Mode       80         In CPU Sleep Mode       80         Interrupts       81         Register Map       82         Simple Capture Event Mode       80         Input Change Notification Module       63         Register Map (bits 7-0)       63         Input Diagrams       2EA/QEB Input         QEA/QEB Input       199         Instruction Addressing Modes       37         File Register Instructions       37         MAC Instructions       38
Initialization Condition for RCON Register, Case 2       158         Input Capture Module       79         In CPU Idle Mode       80         In CPU Sleep Mode       80         Interrupts       81         Register Map       82         Simple Capture Event Mode       80         Input Change Notification Module       63         Register Map (bits 7-0)       63         Input Diagrams       2         QEA/QEB Input       199         Instruction Addressing Modes       37         File Register Instructions       37         MAC Instructions       38         MCU Instructions       37
Initialization Condition for RCON Register, Case 2       158         Input Capture Module       79         In CPU Idle Mode       80         In CPU Sleep Mode       80         Interrupts       81         Register Map       82         Simple Capture Event Mode       80         Input Change Notification Module       63         Register Map (bits 7-0)       63         Input Diagrams       2         QEA/QEB Input       199         Instruction Addressing Modes       37         File Register Instructions       37         MAC Instructions       38         MCU Instructions       37         Move and Accumulator Instructions       38
Initialization Condition for RCON Register, Case 2       158         Input Capture Module       79         In CPU Idle Mode       80         In CPU Sleep Mode       80         Interrupts       81         Register Map       82         Simple Capture Event Mode       80         Input Change Notification Module       63         Register Map (bits 7-0)       63         Input Diagrams       2EA/QEB Input         QEA/QEB Input       199         Instruction Addressing Modes       37         File Register Instructions       37         MAC Instructions       38         MCU Instructions       37         Move and Accumulator Instructions       38         Other Instructions       38
Initialization Condition for RCON Register, Case 2       158         Input Capture Module       79         In CPU Idle Mode       80         In CPU Sleep Mode       80         Interrupts       81         Register Map       82         Simple Capture Event Mode       80         Input Change Notification Module       63         Register Map (bits 7-0)       63         Input Diagrams       199         Instruction Addressing Modes       37         File Register Instructions       37         Fundamental Modes Supported       37         MAC Instructions       38         MCU Instructions       38         Move and Accumulator Instructions       38         Instruction Set Summary       163
Initialization Condition for RCON Register, Case 2       158         Input Capture Module       79         In CPU Idle Mode       80         In CPU Sleep Mode       80         Interrupts       81         Register Map       82         Simple Capture Event Mode       80         Input Change Notification Module       63         Register Map (bits 7-0)       63         Input Diagrams       199         QEA/QEB Input       199         Instruction Addressing Modes       37         File Register Instructions       37         Fundamental Modes Supported       37         MAC Instructions       38         MCU Instructions       38         Nove and Accumulator Instructions       38         Instruction Set Summary       163         Internal Clock Timing Examples       187
Initialization Condition for RCON Register, Case 2       158         Input Capture Module       79         In CPU Idle Mode       80         In CPU Sleep Mode       80         Interrupts       81         Register Map       82         Simple Capture Event Mode       80         Input Change Notification Module       63         Register Map (bits 7-0)       63         Input Diagrams       199         QEA/QEB Input       199         Instruction Addressing Modes       37         File Register Instructions       37         MAC Instructions       38         MCU Instructions       38         Other Instructions       38         Instruction Set Summary       163         Internal Clock Timing Examples       187
Initialization Condition for RCON Register, Case 2       158         Input Capture Module       79         In CPU Idle Mode       80         In CPU Sleep Mode       80         Interrupts       81         Register Map       82         Simple Capture Event Mode       80         Input Change Notification Module       63         Register Map (bits 7-0)       63         Input Diagrams       99         QEA/QEB Input       199         Instruction Addressing Modes       37         File Register Instructions       37         MAC Instructions       38         MCU Instructions       38         Other Instructions       38         Instruction Set Summary       163         Internal Clock Timing Examples       187         Interrupt Controller       235
Initialization Condition for RCON Register, Case 2       158         Input Capture Module       79         In CPU Idle Mode       80         In CPU Sleep Mode       80         Interrupts       81         Register Map       82         Simple Capture Event Mode       80         Input Change Notification Module       63         Register Map (bits 7-0)       63         Input Diagrams       199         QEA/QEB Input       199         Instruction Addressing Modes       37         File Register Instructions       37         MAC Instructions       38         MCU Instructions       38         Other Instructions       38         Instruction Set Summary       163         Internal Clock Timing Examples       187         Internet Address       235         Internet Controller       235         Register Map       48
Initialization Condition for RCON Register, Case 2       158         Input Capture Module       79         In CPU Idle Mode       80         In CPU Sleep Mode       80         Interrupts       81         Register Map       82         Simple Capture Event Mode       80         Input Change Notification Module       63         Register Map (bits 7-0)       63         Input Diagrams       99         QEA/QEB Input       199         Instruction Addressing Modes       37         File Register Instructions       37         Fundamental Modes Supported       37         MAC Instructions       38         MCU Instructions       38         Other Instructions       38         Instruction Set Summary       163         Internal Clock Timing Examples       187         Internet Address       235         Interrupt Controller       235         Register Map       48
Initialization Condition for RCON Register, Case 2       158         Input Capture Module       79         In CPU Idle Mode       80         In CPU Sleep Mode       80         Interrupts       81         Register Map       82         Simple Capture Event Mode       80         Input Change Notification Module       63         Register Map (bits 7-0)       63         Input Diagrams       99         QEA/QEB Input       199         Instruction Addressing Modes       37         File Register Instructions       37         Fundamental Modes Supported       37         MAC Instructions       38         MCU Instructions       38         Instruction Set Summary       163         Internal Clock Timing Examples       187         Internet Address       235         Interrupt Controller       48         Register Map       48         Interrupt Priority       44
Initialization Condition for RCON Register, Case 2       158         Input Capture Module       79         In CPU Idle Mode       80         In CPU Sleep Mode       80         Interrupts       81         Register Map       82         Simple Capture Event Mode       80         Input Change Notification Module       63         Register Map (bits 7-0)       63         Input Diagrams       99         QEA/QEB Input       199         Instruction Addressing Modes       37         File Register Instructions       37         Fundamental Modes Supported       37         MAC Instructions       38         MCU Instructions       38         Instruction Set Summary       163         Internal Clock Timing Examples       187         Internet Address       235         Interrupt Controller       48         Register Map       48         Interrupt Sequence       47         Interrupt Stack Frame       47

NOTES: