



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	STM8
Core Size	8-Bit
Speed	24MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	25
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	6К х 8
Voltage - Supply (Vcc/Vdd)	2.95V ~ 5.5V
Data Converters	A/D 7x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm8s207k8t6ctr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	6.2	Registe	map
7	Interr	upt vec	tor mapping
8	Optio	n bytes	
9	Uniqu	ie ID	
10	Electr	ical cha	aracteristics
	10.1	Parame	ter conditions
		10.1.1	Minimum and maximum values
		10.1.2	Typical values
		10.1.3	Typical curves
		10.1.4	Typical current consumption
		10.1.5	Pin loading conditions
		10.1.6	Loading capacitor
		10.1.7	Pin input voltage
	10.2	Absolute	e maximum ratings 54
	10.3	Operatir	ng conditions
		10.3.1	VCAP external capacitor
		10.3.2	Supply current characteristics
		10.3.3	External clock sources and timing characteristics
		10.3.4	Internal clock sources and timing characteristics
		10.3.5	Memory characteristics
		10.3.6	I/O port pin characteristics
		10.3.7	Reset pin characteristics
		10.3.8	SPI serial peripheral interface80
		10.3.9	I ² C interface characteristics
		10.3.10	10-bit ADC characteristics
		10.3.11	EMC characteristics
11	Packa	age cha	racteristics
	11.1	Package	e information
		11.1.1	LQFP80 package information92
		11.1.2	LQFP64 package information95
		11.1.3	LQFP48 package information
		11.1.4	LQFP44 package information



DocID14733 Rev 13

2 Description

The STM8S20xxx performance line 8-bit microcontrollers offer from 32 to 128 Kbytes Flash program memory. They are referred to as high-density devices in the STM8S microcontroller family reference manual.

All STM8S20xxx devices provide the following benefits: reduced system cost, performance robustness, short development cycles, and product longevity.

The system cost is reduced thanks to an integrated true data EEPROM for up to 300 k write/erase cycles and a high system integration level with internal clock oscillators, watchdog, and brown-out reset.

Device performance is ensured by 20 MIPS at 24 MHz CPU clock frequency and enhanced characteristics which include robust I/O, independent watchdogs (with a separate clock source), and a clock security system.

Short development cycles are guaranteed due to application scalability across a common family product architecture with compatible pinout, memory map and modular peripherals. Full documentation is offered with a wide choice of development tools.

Product longevity is ensured in the STM8S family thanks to their advanced core which is made in a state-of-the art technology for applications with 2.95 V to 5.5 V operating supply.



Device	Pin count	Max. number of GPIOs (I/O)	Ext. interrupt pins	Timer CAPCOM channels	Timer complementary outputs	A/D converter channels	High sink I/Os	High density Flash program memory (bytes)	Data EEPROM (bytes	RAM (bytes)	beCAN interface
STM8S207MB	80	68	37	9	3	16	18	128 K	2048	6 K	
STM8S207M8	80	68	37	9	3	16	18	64 K	2048	6 K	
STM8S207RB	64	52	36	9	3	16	16	128 K	2048	6 K	
STM8S207R8	64	52	36	9	3	16	16	64 K	1536	6 K	
STM8S207R6	64	52	36	9	3	16	16	32 K	1024	6 K	
STM8S207CB	48	38	35	9	3	10	16	128 K	2048	6 K	
STM8S207C8	48	38	35	9	3	10	16	64 K	1536	6 K	No
STM8S207C6	48	38	35	9	3	10	16	32 K	1024	6 K	
STM8S207SB	44	34	31	8	3	9	15	128 K	1536	6 K	
STM8S207S8	44	34	31	8	3	9	15	64 K	1536	6 K	
STM8S207S6	44	34	31	8	3	9	15	32 K	1024	6 K	
STM8S207K8	32	25	23	8	3	7	12	64 K	1024	6 K	
STM8S207K6	32	25	23	8	3	7	12	32 K	1024	6 K	
STM8S208MB	80	68	37	9	3	16	18	128 K	2048	6 K	
STM8S208RB	64	52	37	9	3	16	16	128 K	2048	6 K	
STM8S208R8	64	52	37	9	3	16	16	64 K	2048	6 K	
STM8S208R6	64	52	37	9	3	16	16	32 K	2048	6 K	
STM8S208CB	48	38	35	9	3	10	16	128 K	2048	6 K	Vea
STM8S208C8	48	38	35	9	3	10	16	64 K	2048	6 K	Yes
STM8S208C6	48	38	35	9	3	10	16	32 K	2048	6 K	
STM8S208SB	44	34	31	8	3	9	15	128 K	1536	6 K	
STM8S208S8	44	34	31	8	3	9	15	64 K	1536	6 K	
STM8S208S6	44	34	31	8	3	9	15	32 K	1536	6 K	

Table 2. STM8S20xxx performance line features



Block diagram 3




Figure 1. STM8S20xxx block diagram

1.

Legend: ADC: Analog-to-digital converter beCAN: Controller area network BOR: Brownout reset PC: Inter-integrated circuit multimaster interface Independent WDG: Independent watchdog POR/PDR: Power on reset / power down reset SPI: Serial peripheral interface SWIM: Single wire interface module UART: Universal asynchronous receiver transmitter Window WDG: Window watchdog

DocID14733 Rev 13



4.5 Clock controller

The clock controller distributes the system clock (f_{MASTER}) coming from different oscillators to the core and the peripherals. It also manages clock gating for low power modes and ensures clock robustness.

Features

- **Clock prescaler:** To get the best compromise between speed and current consumption the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler.
- **Safe clock switching:** Clock sources can be changed safely on the fly in run mode through a configuration register. The clock signal is not switched until the new clock source is ready. The design guarantees glitch-free switching.
- **Clock management:** To reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.
- *Master clock sources*: Four different clock sources can be used to drive the master clock:
 - 1-24 MHz high-speed external crystal (HSE)
 - Up to 24 MHz high-speed user-external clock (HSE user-ext)
 - 16 MHz high-speed internal RC oscillator (HSI)
 - 128 kHz low-speed internal RC (LSI)
- **Startup clock:** After reset, the microcontroller restarts by default with an internal 2 MHz clock (HSI/8). The prescaler ratio and clock source can be changed by the application program as soon as the code execution starts.
- Clock security system (CSS): This feature can be enabled by software. If an HSE clock failure occurs, the internal RC (16 MHz/8) is automatically selected by the CSS and an interrupt can optionally be generated.
- **Configurable main clock output (CCO):** This outputs an external clock for use by the application.

Bit	Peripheral clock	Bit	Peripheral clock	Bit	Peripheral clock	Bit	Peripheral clock
PCKEN17	TIM1	PCKEN13	UART3	PCKEN27	beCAN	PCKEN23	ADC
PCKEN16	TIM3	PCKEN12	UART1	PCKEN26	Reserved	PCKEN22	AWU
PCKEN15	TIM2	PCKEN11	SPI	PCKEN25	Reserved	PCKEN21	Reserved
PCKEN14	TIM4	PCKEN10	l ² C	PCKEN24	Reserved	PCKEN20	Reserved

Table 3. Peripheral clock gating bit assignments in CLK_PCKENR1/2 registers



Independent watchdog timer

The independent watchdog peripheral can be used to resolve processor malfunctions due to hardware or software failures.

It is clocked by the 128 kHz LSI internal RC clock source, and thus stays active even in case of a CPU clock failure

The IWDG time base spans from 60 μ s to 1 s.

4.8 Auto wakeup counter

- Used for auto wakeup from active halt mode
- Clock source: Internal 128 kHz internal low frequency RC oscillator or external clock
- LSI clock can be internally connected to TIM3 input capture channel 1 for calibration

4.9 Beeper

The beeper function outputs a signal on the BEEP pin for sound generation. The signal is in the range of 1, 2 or 4 kHz.

4.10 TIM1 - 16-bit advanced control timer

This is a high-end timer designed for a wide range of control applications. With its complementary outputs, dead-time control and center-aligned PWM capability, the field of applications is extended to motor control, lighting and half-bridge driver

- 16-bit up, down and up/down autoreload counter with 16-bit prescaler
- Four independent capture/compare channels (CAPCOM) configurable as input capture, output compare, PWM generation (edge and center aligned mode) and single pulse mode output
- Synchronization module to control the timer with external signals
- Break input to force the timer outputs into a defined state
- Three complementary outputs with adjustable dead time
- Encoder mode
- Interrupt sources: 3 x input capture/output compare, 1 x overflow/update, 1 x break

4.11 TIM2, TIM3 - 16-bit general purpose timers

- 16-bit autoreload (AR) up-counter
- 15-bit prescaler adjustable to fixed power of 2 ratios 1...32768
- Timers with 3 or 2 individually configurable capture/compare channels
- PWM mode
- Interrupt sources: 2 or 3 x input capture/output compare, 1 x overflow/update



4.12 TIM4 - 8-bit basic timer

- 8-bit autoreload, adjustable prescaler ratio to any power of 2 from 1 to 128
- Clock source: CPU clock
- Interrupt source: 1 x overflow/update

Timer	Counter size (bits)	Prescaler	Counting mode	CAPCOM channels	Complem. outputs	Ext. trigger	Timer synchr- onization/ chaining
TIM1	16	Any integer from 1 to 65536	Up/down	4	3	Yes	
TIM2	16	Any power of 2 from 1 to 32768	Up	3	0	No	No
TIM3	16	16 Any power of 2 from 1 to 32768		2	0	No	NU
TIM4	8	Any power of 2 from 1 to 128	Up	0	0	No	

Table 4. TIM timer features

4.13 Analog-to-digital converter (ADC2)

STM8S20xxx performance line products contain a 10-bit successive approximation A/D converter (ADC2) with up to 16 multiplexed input channels and the following main features:


- Input voltage range: 0 to V_{DDA}
- Dedicated voltage reference (VREF) pins available on 80 and 64-pin devices
- Conversion time: 14 clock cycles
- Single and continuous modes
- External trigger input
- Trigger from TIM1 TRGO
- End of conversion (EOC) interrupt

4.14 Communication interfaces

The following communication interfaces are implemented:

- UART1: Full feature UART, SPI emulation, LIN2.1 master capability, Smartcard mode, IrDA mode, single wire mode.
- UART3: Full feature UART, LIN2.1 master/slave capability
- SPI: Full and half-duplex, 10 Mbit/s
- I²C: Up to 400 Kbit/s
- beCAN (rev. 2.0A,B) 3 Tx mailboxes up to 1 Mbit/s





1. (HS) high sink capability.

2. (T) True open drain (P-buffer and protection diode to V_{DD} not implemented).


3. [] alternate function remapping option (If the same alternate function is shown twice, it indicates an exclusive choice not a duplication of the function).

4. CAN_RX and CAN_TX is available on STM8S208xx devices only.



			vare register map (continued)	Reset
Address	Block	Register label	Register name	status
0x00 500F		PD_ODR	Port D data output latch register	0x00
0x00 5010		PD_IDR	Port D input pin value register	0x00
0x00 5011	Port D	PD_DDR	Port D data direction register	0x00
0x00 5012		PD_CR1	Port D control register 1	0x02
0x00 5013		PD_CR2	Port D control register 2	0x00
0x00 5014		PE_ODR	Port E data output latch register	0x00
0x00 5015		PE_IDR	Port E input pin value register	0x00
0x00 5016	Port E	PE_DDR	Port E data direction register	0x00
0x00 5017		PE_CR1	Port E control register 1	0x00
0x00 5018		PE_CR2	Port E control register 2	0x00
0x00 5019		PF_ODR	Port F data output latch register	0x00
0x00 501A		PF_IDR	Port F input pin value register	0x00
0x00 501B	Port F	PF_DDR	Port F data direction register	0x00
0x00 501C		PF_CR1	Port F control register 1	0x00
0x00 501D		PF_CR2	Port F control register 2	0x00
0x00 501E		PG_ODR	Port G data output latch register	0x00
0x00 501F		PG_IDR	Port G input pin value register	0x00
0x00 5020	Port G	PG_DDR	Port G data direction register	0x00
0x00 5021		PG_CR1	Port G control register 1	0x00
0x00 5022		PG_CR2	Port G control register 2	0x00
0x00 5023		PH_ODR	Port H data output latch register	0x00
0x00 5024		PH_IDR	Port H input pin value register	0x00
0x00 5025	Port H	PH_DDR	Port H data direction register	0x00
0x00 5026		PH_CR1	Port H control register 1	0x00
0x00 5027		PH_CR2	Port H control register 2	0x00
0x00 5028		PI_ODR	Port I data output latch register	0x00
0x00 5029		PI_IDR	Port I input pin value register	0x00
0x00 502A	Port I	PI_DDR	Port I data direction register	0x00
0x00 502B		PI_CR1	Port I control register 1	0x00
0x00 502C		PI_CR2	Port I control register 2	0x00

 Table 8. I/O port hardware register map (continued)





8 Option bytes

Option bytes contain configurations for device hardware features as well as the memory protection of the device. They are stored in a dedicated block of the memory. Except for the ROP (read-out protection) byte, each option byte has to be stored twice, in a regular form (OPTx) and a complemented one (NOPTx) for redundancy.

Option bytes can be modified in ICP mode (via SWIM) by accessing the EEPROM address shown in *Table 12: Option bytes* below. Option bytes can also be modified 'on the fly' by the application in IAP mode, except the ROP option that can only be modified in ICP mode (via SWIM).

Refer to the STM8S Flash programming manual (PM0051) and STM8 SWIM communication protocol and debug module user manual (UM0470) for information on SWIM programming procedures.

A .l.l.	Option	Option				Opt	ion bits				Factory
Addr.	name	byte no.	7	6	5	4	3	2	1	0	default setting
4800h	Read-out protection (ROP)	OPT0				R	OP[7:0]		·		00h
4801h	User boot	OPT1				U	BC[7:0]				00h
4802h	code (UBC)	NOPT1				NU	JBC[7:0]				FFh
4803h	Alternate	OPT2	AFR7	AFR6	AFR5	AFR4	AFR3	AFR2	AFR1	AFR0	00h
4804h	function remapping (AFR)	NOPT2	NAFR7	NAFR6	NAFR5	NAFR4	NAFR3	NAFR2	NAFR1	NAFR0	FFh
4805h	Watchdog	OPT3		Rese	erved		LSI _EN	IWDG _HW	WWDG _HW	WWDG _HALT	00h
4806h	option	NOPT3		Rese	erved		NLSI _EN	NIWDG _HW	NWWDG _HW	NWWDG _HALT	FFh
4807h	Olask antian	OPT4		Rese	erved		EXT CLK	CKAWU SEL	PRS C1	PRS C0	00h
4808h	 Clock option 	NOPT4		Rese	erved		NEXT CLK	NCKAWU SEL	NPR SC1	NPR SC0	FFh
4809h	HSE clock	OPT5				HSE	CNT[7:0]			L	00h
480Ah	startup	NOPT5				NHS	ECNT[7:0]				FFh
480Bh		OPT6				R	eserved				00h
480Ch	Reserved	NOPT6		Reserved							FFh
480Dh	Flash wait	OPT7		Reserved Wait state						00h	
480Eh	states	NOPT7		Reserved Nwait state						FFh	
487Eh	Deatland	OPTBL				E	BL[7:0]				00h
487Fh	Bootloader	NOPTBL				N	BL[7:0]				FFh

Table 12. Option bytes



Option byte no.	Description
OPTBL	 BL[7:0] Bootloader option byte For STM8S products, this option is checked by the boot ROM code after reset. Depending on the content of addresses 0x487E, 0x487F, and 0x8000 (reset vector), the CPU jumps to the bootloader or to the reset vector. Refer to the UM0560 (STM8L/S bootloader manual) for more details. For STM8L products, the bootloader option bytes are on addresses 0xXXXX and 0xXXXX+1 (2 bytes). These option bytes control whether the bootloader is active or not. For more details, refer to the UM0560 (STM8L/S bootloader manual) for more details.

Table 13. Option byte description (continued)




10.1.5 Pin loading conditions

10.1.6 Loading capacitor

The loading conditions used for pin parameter measurement are shown in Figure 10.


Figure 10. Pin loading conditions



10.1.7 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 11*.

Figure 11. Pin input voltage





10.3.2 Supply current characteristics

The current consumption is measured as described in *Figure 9 on page 52*.

Total current consumption in run mode

The MCU is placed under the following conditions:

- All I/O pins in input mode with a static value at V_{DD} or V_{SS} (no load)
- All peripherals are disabled (clock stopped by Peripheral Clock Gating registers) except if explicitly mentioned.
- When the MCU is clocked at 24 MHz, $T_A \le 105$ °C and the WAITSTATE option bit is set.

Subject to general operating conditions for V_{DD} and T_A .

Symbol	Parameter	Condi	tions	Тур	Max	Unit
		f _{CPU} = f _{MASTER} = 24 MHz,	HSE crystal osc. (24 MHz)	4.4		
		$T_A \leq 105 \ ^{\circ}C$	HSE user ext. clock (24 MHz)	3.7	7.3 ⁽¹⁾	
			HSE crystal osc. (16 MHz)	3.3		
	Supply current in	f _{CPU} = f _{MASTER} = 16 MHz	HSE user ext. clock (16 MHz)	2.7	5.8	
	run mode,		HSI RC osc. (16 MHz)	2.5	3.4	
	code executed	f _ f /128 _ 125 kHz	HSE user ext. clock (16 MHz)	1.2	4.1 ⁽¹⁾	
	from RAM	f _{CPU} = f _{MASTER} /128 = 125 kHz	HSI RC osc. (16 MHz)	1.0	1.3 ⁽¹⁾	
		f _{CPU} = f _{MASTER} /128 = 15.625 kHz	HSI RC osc. (16 MHz/8)	0.55		
		f _{CPU} = f _{MASTER} = 128 kHz	LSI RC osc. (128 kHz)	0.45		mA
I _{DD(RUN)}		f _{CPU} = f _{MASTER} = 24 MHz,	HSE crystal osc. (24 MHz)	11.4		
		$T_A \leq 105 \ ^{\circ}C$	HSE user ext. clock (24 MHz)	10.8	18 ⁽¹⁾	
			HSE crystal osc. (16 MHz)	9.0		
	Supply current in	f _{CPU} = f _{MASTER} = 16 MHz	HSE user ext. clock (16 MHz)	8.2	15.2 ⁽¹⁾	
	run mode,		HSI RC osc.(16 MHz)	8.1	13.2 ⁽¹⁾	
	code executed	f _{CPU} = f _{MASTER} = 2 MHz.	HSI RC osc. (16 MHz/8) ⁽²⁾	1.5		
	from Flash	f _{CPU} = f _{MASTER} /128 = 125 kHz	HSI RC osc. (16 MHz)	1.1		
		f _{CPU} = f _{MASTER} /128 = 15.625 kHz	HSI RC osc. (16 MHz/8)	0.6		
		f _{CPU} = f _{MASTER} = 128 kHz	LSI RC osc. (128 kHz)	0.55		

Table 20. Total current consumption with code execution in run mode at V_{DD} = 5 V

1. Data based on characterization results, not tested in production.

2. Default clock configuration measured with all peripherals off.



Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
f _{HSE}	External high speed oscillator frequency		1		24	MHz
R _F	Feedback resistor			220		kΩ
C ⁽¹⁾	Recommended load capacitance (2)				20	pF
	HSE oscillator power consumption	C = 20 pF, f _{OSC} = 24 MHz			6 (startup) 2 (stabilized) ⁽³⁾	mA
IDD(HSE)		C = 10 pF, f _{OSC} = 24 MHz			6 (startup) 1.5 (stabilized) ⁽³⁾	IIIA
9 _m	Oscillator transconductance		5			mA/V
t _{SU(HSE)} ⁽⁴⁾	Startup time	V_{DD} is stabilized		1		ms

Table 32. HSE oscillator characterist	ics
---------------------------------------	-----

1. C is approximately equivalent to 2 x crystal Cload.

2. The oscillator selection can be optimized in terms of supply current using a high quality resonator with small R_m value. Refer to crystal manufacturer for more details

3. Data based on characterization results, not tested in production.

 t_{SU(HSE)} is the start-up time measured from the moment it is enabled (by software) to a stabilized 24 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.




Figure 17. HSE oscillator circuit diagram

HSE oscillator critical g_m formula

 $g_{mcrit} = (2 \times \Pi \times f_{HSE})^2 \times R_m (2Co + C)^2$

 $\begin{array}{l} {\sf R}_m: \mbox{ Notional resistance (see crystal specification)} \\ {\sf L}_m: \mbox{ Notional inductance (see crystal specification)} \\ {\sf C}_m: \mbox{ Notional capacitance (see crystal specification)} \\ {\sf Co: Shunt capacitance (see crystal specification)} \\ {\sf C}_{L1} = {\sf C}_{L2} = {\sf C}: \mbox{ Grounded external capacitance } \\ {\sf g}_m >> {\sf g}_{mcrit} \end{array}$

DocID14733 Rev 13



10.3.4 Internal clock sources and timing characteristics

Subject to general operating conditions for V_{DD} and $T_{\text{A}}.~f_{\text{HSE}}$

High speed internal RC oscillator (HSI)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSI}	Frequency			16		MHz
	Accuracy of HSI oscillator	Trimmed by the CLK_HSITRIMR register for given V_{DD} and T_A conditions	-1.0 ⁽¹⁾		1.0	
		V _{DD} = 5 V, T _A = 25 °C	-1.5		1.5	
ACC _{HSI}	Accuracy of HSI oscillator		-2.2		2.2	%
	(factory calibrated)	$\begin{array}{l} 2.95 \text{ V} \leq \text{ V}_{DD} \leq \text{ 5.5 V,} \\ \text{-40 °C} \leq \text{ T}_A \leq \text{ 125 °C} \end{array}$	-3.0 ⁽²⁾		3.0 ⁽²⁾	
t _{su(HSI)}	HSI oscillator wakeup time including calibration				1.0 ⁽¹⁾	μs
I _{DD(HSI)}	HSI oscillator power consumption			170	250 ⁽²⁾	μA

Table 33. HSI oscillator characteristics

1. Guaranteed by design, not tested in production.

2. Data based on characterization results, not tested in production




Figure 18. Typical HSI frequency variation vs V_{DD} at 4 temperatures



10.3.5 Memory characteristics

RAM and hardware registers

Table	35.	RAM	and	hardware	registers
			~		

Symbol	Parameter	Conditions	Min	Unit
V _{RM}	Data retention mode ⁽¹⁾	Halt mode (or reset)	V _{IT-max} ⁽²⁾	V

1. Minimum supply voltage without losing data stored in RAM (in halt mode or under reset) or in hardware registers (only in halt mode). Guaranteed by design, not tested in production.

2. Refer to Table 19 on page 57 for the value of V_{IT-max} .

Flash program memory/data EEPROM memory

General conditions: $T_A = -40$ to 125 °C.

Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур	Max	Unit		
V _{DD}	Operating voltage (all modes, execution/write/erase)	f _{CPU} ≤ 24 MHz	2.95		5.5	V		
t _{prog}	Standard programming time (including erase) for byte/word/block (1 byte/4 bytes/128 bytes)			6	6.6	ms		
	Fast programming time for 1 block (128 bytes)			3	3.3	ms		
t _{erase}	Erase time for 1 block (128 bytes)			3	3.3	ms		
N _{RW}	Erase/write cycles ⁽²⁾ (program memory)	T _A = 85 °C	10 k			cycles		
	Erase/write cycles (data memory) ⁽²⁾	$T_A = 125 \ ^\circ C$	300 k	1M				
	Data retention (program memory) after 10 k erase/write cycles at $T_A = 85 \text{ °C}$	T _{RET} = 55° C	20					
t _{RET}	Data retention (data memory) after 10 k erase/write cycles at $T_A = 85 \text{ °C}$	T _{RET} = 55° C	20			years		
	Data retention (data memory) after 300k erase/write cycles at $T_A = 125$ °C	T _{RET} = 85° C	1					
I _{DD}	Supply current (Flash programming or erasing for 1 to 128 bytes)			2		mA		

1. Data based on characterization results, not tested in production.


2. The physical granularity of the memory is 4 bytes, so cycling is performed on 4 bytes even when a write/erase operation addresses a single byte.



11.1 Package information

11.1.1 LQFP80 package information

Figure 43. LQFP80 - 80-pin, 14 x 14 mm low-profile quad flat package outline




1. Drawing is not to scale.


Table 51. LQFP80 - 80-pin, 14 x 1	4 mm low-profile quad flat package mechanical
•	data ⁽¹⁾

Symbol	millimeters			inches			
	Min	Тур	Max	Min	Тур	Max	
A	-	-	1.600	-	-	0.0630	
A1	0.050	-	0.150	0.0020	-	0.0059	
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571	
b	0.220	0.320	0.380	0.0087	0.0126	0.0150	
с	0.090	-	0.200	0.0035	-	0.0079	

Device marking

The following figure shows the marking for the LQFP80 package.





 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.




(continued)							
Symbol	mm			inches ⁽¹⁾			
	Min	Тур	Max	Min	Тур	Max	
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835	
E3	-	5.500	-	-	0.2165	-	
е	-	0.500	-	-	0.0197	-	
L	0.450	0.600	0.750	0.0177	0.0236	0.0295	
L1	-	1.000	-	-	0.0394	-	
k	0°	3.5°	7°	0°	3.5°	7°	
CCC	-	-	0.080	-	-	0.0031	

Table 54. LQFP48 - 48-pin, 7x 7 mm low-profile quad flat package mechanical(continued)

1. Values in inches are converted from mm and rounded to four decimal places.





1. Dimensions are expressed in millimeters.



11.1.4 LQFP44 package information

Figure 53. LQFP44 - 44-pin, 10 x 10 mm low-profile quad flat package outline

