



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	STM8
Core Size	8-Bit
Speed	24MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	68
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	2.95V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm8s207mbt6b

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 2 Description

The STM8S20xxx performance line 8-bit microcontrollers offer from 32 to 128 Kbytes Flash program memory. They are referred to as high-density devices in the STM8S microcontroller family reference manual.

All STM8S20xxx devices provide the following benefits: reduced system cost, performance robustness, short development cycles, and product longevity.

The system cost is reduced thanks to an integrated true data EEPROM for up to 300 k write/erase cycles and a high system integration level with internal clock oscillators, watchdog, and brown-out reset.

Device performance is ensured by 20 MIPS at 24 MHz CPU clock frequency and enhanced characteristics which include robust I/O, independent watchdogs (with a separate clock source), and a clock security system.

Short development cycles are guaranteed due to application scalability across a common family product architecture with compatible pinout, memory map and modular peripherals. Full documentation is offered with a wide choice of development tools.

Product longevity is ensured in the STM8S family thanks to their advanced core which is made in a state-of-the art technology for applications with 2.95 V to 5.5 V operating supply.



## 4.2 Single wire interface module (SWIM) and debug module (DM)

The single wire interface module and debug module permits non-intrusive, real-time incircuit debugging and fast memory programming.

#### SWIM

Single wire interface module for direct access to the debug module and memory programming. The interface can be activated in all device operation modes. The maximum data transmission speed is 145 bytes/ms.

### **Debug module**

The non-intrusive debugging module features a performance close to a full-featured emulator. Beside memory and peripherals, also CPU operation can be monitored in real-time by means of shadow registers.

- R/W to RAM and peripheral registers in real-time
- R/W access to all resources by stalling the CPU
- Breakpoints on all program-memory instructions (software breakpoints)
- Two advanced breakpoints, 23 predefined configurations

## 4.3 Interrupt controller

- Nested interrupts with three software priority levels
- 32 interrupt vectors with hardware priority
- Up to 37 external interrupts on six vectors including TLI
- Trap and reset interrupts

## 4.4 Flash program and data EEPROM memory

- Up to 128 Kbytes of high density Flash program single voltage Flash memory
- Up to 2K bytes true data EEPROM
- Read while write: Writing in data memory possible while executing code in program memory.
- User option byte area

## Write protection (WP)

Write protection of Flash program memory and data EEPROM is provided to avoid unintentional overwriting of memory that could result from a user software malfunction.

There are two levels of write protection. The first level is known as MASS (memory access security system). MASS is always enabled and protects the main Flash program memory, data EEPROM and option bytes.

To perform in-application programming (IAP), this write protection can be removed by writing a MASS key sequence in a control register. This allows the application to write to data EEPROM, modify the contents of main program memory or the device option bytes.

A second level of write protection, can be enabled to further protect a specific area of memory known as UBC (user boot code). Refer to *Figure 2*.

DocID14733 Rev 13



## 4.6 **Power management**

For efficient power management, the application can be put in one of four different lowpower modes. You can configure each mode to obtain the best compromise between lowest power consumption, fastest start-up time and available wakeup sources.

- *Wait mode*: In this mode, the CPU is stopped, but peripherals are kept running. The wakeup is performed by an internal or external interrupt or reset.
- Active halt mode with regulator on: In this mode, the CPU and peripheral clocks are stopped. An internal wakeup is generated at programmable intervals by the auto wake up unit (AWU). The main voltage regulator is kept powered on, so current consumption is higher than in active halt mode with regulator off, but the wakeup time is faster. Wakeup is triggered by the internal AWU interrupt, external interrupt or reset.
- Active halt mode with regulator off: This mode is the same as active halt with regulator on, except that the main voltage regulator is powered off, so the wake up time is slower.
- *Halt mode*: In this mode the microcontroller uses the least power. The CPU and peripheral clocks are stopped, the main voltage regulator is powered off. Wakeup is triggered by external event or reset.

## 4.7 Watchdog timers

The watchdog system is based on two independent timers providing maximum security to the applications.

Activation of the watchdog timers is controlled by option bytes or by software. Once activated, the watchdogs cannot be disabled by the user program without performing a reset.

#### Window watchdog timer

The window watchdog is used to detect the occurrence of a software fault, usually generated by external interferences or by unexpected logical conditions, which cause the application program to abandon its normal sequence.

The window function can be used to trim the watchdog behavior to match the application perfectly.

The application software must refresh the counter before time-out and during a limited time window.

A reset is generated in two situations:

- 1. Timeout: At 16 MHz CPU clock the time-out period can be adjusted between 75  $\mu$ s up to 64 ms.
- 2. Refresh out of window: The downcounter is refreshed before its value is lower than the one stored in the window register.



## 4.12 TIM4 - 8-bit basic timer

- 8-bit autoreload, adjustable prescaler ratio to any power of 2 from 1 to 128
- Clock source: CPU clock
- Interrupt source: 1 x overflow/update

Timer	Counter size (bits)	Prescaler	Counting mode	CAPCOM channels	Complem. outputs	Ext. trigger	Timer synchr- onization/ chaining
TIM1	16	Any integer from 1 to 65536	Up/down	4	3	Yes	
TIM2	16	Any power of 2 from 1 to 32768	Up	3	0	No	No
TIM3	16	Any power of 2 from 1 to 32768	Up	2	0	No	INU
TIM4	8	Any power of 2 from 1 to 128	Up	0	0	No	

#### Table 4. TIM timer features

# 4.13 Analog-to-digital converter (ADC2)

STM8S20xxx performance line products contain a 10-bit successive approximation A/D converter (ADC2) with up to 16 multiplexed input channels and the following main features:

- Input voltage range: 0 to V<sub>DDA</sub>
- Dedicated voltage reference (VREF) pins available on 80 and 64-pin devices
- Conversion time: 14 clock cycles
- Single and continuous modes
- External trigger input
- Trigger from TIM1 TRGO
- End of conversion (EOC) interrupt

## 4.14 Communication interfaces

The following communication interfaces are implemented:

- UART1: Full feature UART, SPI emulation, LIN2.1 master capability, Smartcard mode, IrDA mode, single wire mode.
- UART3: Full feature UART, LIN2.1 master/slave capability
- SPI: Full and half-duplex, 10 Mbit/s
- I<sup>2</sup>C: Up to 400 Kbit/s
- beCAN (rev. 2.0A,B) 3 Tx mailboxes up to 1 Mbit/s





1. (HS) high sink capability.

2. (T) True open drain (P-buffer and protection diode to  $V_{DD}$  not implemented).

3. [] alternate function remapping option (If the same alternate function is shown twice, it indicates an exclusive choice not a duplication of the function).

4. CAN\_RX and CAN\_TX is available on STM8S208xx devices only.







1. (HS) high sink capability.

2. (T) True open drain (P-buffer and protection diode to V<sub>DD</sub> not implemented).

[] alternate function remapping option (If the same alternate function is shown twice, it indicates an exclusive choice not a duplication of the function).

4. CAN\_RX and CAN\_TX is available on STM8S208xx devices only.



remap) option bits. Refer to Section 8: Option bytes on page 47. When the remapping option is active, the default alternate function is no longer available.

To use an alternate function, the corresponding peripheral must be enabled in the peripheral registers.

Alternate function remapping does not effect GPIO capabilities of the I/O ports (see the GPIO section of the family reference manual, RM0016).



Address	Block	Register label	Register name	Reset status
0x00 5216		I2C_DR	l <sup>2</sup> C data register	0x00
0x00 5217		I2C_SR1	I <sup>2</sup> C status register 1	0x00
0x00 5218	-	I2C_SR2	l <sup>2</sup> C status register 2	0x00
0x00 5219	120	I2C_SR3	l <sup>2</sup> C status register 3	0x00
0x00 521A	- FC	I2C_ITR	I <sup>2</sup> C interrupt control register	0x00
0x00 521B		I2C_CCRL	I <sup>2</sup> C clock control register low	0x00
0x00 521C		I2C_CCRH	I <sup>2</sup> C clock control register high	0x00
0x00 521D		I2C_TRISER	I <sup>2</sup> C TRISE register	0x02
0x00 521E to 0x00 522F			Reserved area (18 bytes)	-
0x00 5230		UART1_SR	UART1 status register	0xC0
0x00 5231		UART1_DR	UART1 data register	0xXX
0x00 5232		UART1_BRR1	UART1 baud rate register 1	0x00
0x00 5233		UART1_BRR2	UART1 baud rate register 2	0x00
0x00 5234		UART1_CR1	UART1 control register 1	0x00
0x00 5235	UART1	UART1_CR2	UART1 control register 2	0x00
0x00 5236		UART1_CR3	UART1 control register 3	0x00
0x00 5237		UART1_CR4	UART1 control register 4	0x00
0x00 5238		UART1_CR5	UART1 control register 5	0x00
0x00 5239		UART1_GTR	UART1 guard time register	0x00
0x00 523A		UART1_PSCR	UART1 prescaler register	0x00
0x00 523B to 0x00 523F			Reserved area (5 bytes)	
0x00 5240		UART3_SR	UART3 status register	C0h
0x00 5241		UART3_DR	UART3 data register	0xXX
0x00 5242		UART3_BRR1	UART3 baud rate register 1	0x00
0x00 5243		UART3_BRR2	UART3 baud rate register 2	0x00
0x00 5244		UART3_CR1	UART3 control register 1	0x00
0x00 5245	UARIS	UART3_CR2	UART3 control register 2	0x00
0x00 5246		UART3_CR3	UART3 control register 3	0x00
0x00 5247		UART3_CR4	UART3 control register 4	0x00
0x00 5248	]		Reserved	
0x00 5249	]	UART3_CR6	UART3 control register 6	0x00
0x00 524A to 0x00 524F			Reserved area (6 bytes)	

	0	le a selecca se			(	
Table 9.	General	nardware	register	map (	(continuea)	)



			• • •	1
Address	Block	Register label	Register name	Reset status
0x00 5300		TIM2_CR1	TIM2 control register 1	0x00
0x00 5301		TIM2_IER	TIM2 interrupt enable register	0x00
0x00 5302		TIM2_SR1	TIM2 status register 1	0x00
0x00 5303		TIM2_SR2	TIM2 status register 2	0x00
0x00 5304		TIM2_EGR	TIM2 event generation register	0x00
0x00 5305		TIM2_CCMR1	TIM2 capture/compare mode register 1	0x00
0x00 5306		TIM2_CCMR2	M2_CCMR2     TIM2 capture/compare mode register 2       10_00MD2     TIM2	
0x00 5307		TIM2_CCMR3	TIM2 capture/compare mode register 3	0x00
0x00 5308		TIM2_CCER1	TIM2 capture/compare enable register 1	0x00
0x00 5309		TIM2_CCER2	TIM2 capture/compare enable register 2	0x00
0x00 530A	TIM2	TIM2_CNTRH	TIM2 counter high	0x00
0x00 530B		TIM2_CNTRL	TIM2 counter low	0x00
00 530C0x		TIM2_PSCR	TIM2 prescaler register	0x00
0x00 530D		TIM2_ARRH	TIM2 auto-reload register high	0xFF
0x00 530E		TIM2_ARRL	TIM2 auto-reload register low	0xFF
0x00 530F		TIM2_CCR1H TIM2 capture/compare register 1 high		0x00
0x00 5310		TIM2_COR1L         TIM2 capture/compare register 1 low		0x00
0x00 5311		TIM2_CCR2H	TIM2 capture/compare reg. 2 high	0x00
0x00 5312		TIM2_CCR2L	TIM2 capture/compare register 2 low	0x00
0x00 5313		TIM2_CCR3H	TIM2 capture/compare register 3 high	0x00
0x00 5314		TIM2_CCR3L	TIM2 capture/compare register 3 low	0x00
0x00 5315 to 0x00 531F			Reserved area (11 bytes)	
0x00 5320		TIM3_CR1	TIM3 control register 1	0x00
0x00 5321		TIM3_IER	TIM3 interrupt enable register	0x00
0x00 5322		TIM3_SR1	TIM3 status register 1	0x00
0x00 5323		TIM3_SR2	TIM3 status register 2	0x00
0x00 5324		TIM3_EGR	TIM3 event generation register	0x00
0x00 5325	TIM3	TIM3_CCMR1	TIM3 capture/compare mode register 1	0x00
0x00 5326		TIM3_CCMR2	TIM3 capture/compare mode register 2	0x00
0x00 5327	1	TIM3_CCER1	TIM3 capture/compare enable register 1	0x00
0x00 5328	1	TIM3_CNTRH	TIM3 counter high	0x00
0x00 5329	]	TIM3_CNTRL	TIM3 counter low	0x00
0x00 532A	1	TIM3_PSCR	TIM3 prescaler register	0x00

			_			
Table 9.	General	hardware	register	map	(continued)	)



Option byte no.	Description
OPT0	<b>ROP[7:0]</b> <i>Memory readout protection (ROP)</i> 0xAA: Enable readout protection (write access via SWIM protocol) Note: Refer to the family reference manual (RM0016) section on Flash/EEPROM memory readout protection for details.
OPT1	UBC[7:0] User boot code area 0x00: no UBC, no write-protection 0x01: Pages 0 to 1 defined as UBC, memory write-protected 0x02: Pages 0 to 3 defined as UBC, memory write-protected 0x03: Pages 0 to 4 defined as UBC, memory write-protected  0xFE: Pages 0 to 255 defined as UBC, memory write-protected 0xFF: Reserved Note: Refer to the family reference manual (RM0016) section on Flash/EEPROM write protection for more details.
OPT2	<ul> <li>AFR7 Alternate function remapping option 7</li> <li>0: Port D4 alternate function = TIM2_CH1</li> <li>1: Port D4 alternate function = BEEP</li> <li>AFR6 Alternate function remapping option 6</li> <li>0: Port B5 alternate function = AIN5, port B4 alternate function = AIN4</li> <li>1: Port B5 alternate function = I<sup>2</sup>C_SDA, port B4 alternate function = I<sup>2</sup>C_SCL</li> <li>AFR5 Alternate function remapping option 5</li> <li>0: Port B3 alternate function = AIN3, port B2 alternate function = AIN2, port B1 alternate function = AIN1, port B2 alternate function = AIN0</li> <li>1: Port B3 alternate function = TIM1_D B0 alternate function = AIN0</li> <li>1: Port B3 alternate function = TIM1_ETR, port B2 alternate function = TIM1_CH3N, port B1 alternate function = TIM1_CH2N, port B0 alternate function = TIM1_CH3N, port B1 alternate function = TIM1_CH2N, port B0 alternate function = TIM1_CH1N</li> <li>AFR4 Alternate function remapping option 4</li> <li>0: Port D7 alternate function = TIM1_CH4</li> <li>AFR3 Alternate function remapping option 3</li> <li>0: Port D0 alternate function = TIM3_CH2</li> <li>1: Port D0 alternate function = TIM3_CH2</li> <li>1: Port D0 alternate function = CLK_CCO</li> <li>Note: AFR2 option has priority over AFR3 if both are activated</li> <li>AFR1 Alternate function remapping option 1</li> <li>0: Port A3 alternate function = TIM3_CH1, port D2 alternate function TIM3_CH1</li> <li>1: Port A3 alternate function = TIM3_CH1, port D2 alternate function TIM3_CH1</li> <li>1: Port A3 alternate function = TIM3_CH1, port D2 alternate function TIM3_CH1</li> <li>1: Port A3 alternate function = TIM3_CH2, port D2 alternate function TIM3_CH1</li> <li>1: Port A3 alternate function = TIM3_CH2, port D2 alternate function TIM3_CH1</li> <li>1: Port A3 alternate function = TIM3_CH2, port D2 alternate function TIM3_CH1</li> <li>1: Port A3 alternate function = TIM3_CH2, port D2 alternate function TIM3_CH1</li> <li>1: Port A3 alternate function = TIM3_CH2, port D2 alternate function TIM3_CH3</li> </ul>

## Table 13. Option byte description



Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
f <sub>HSE</sub>	External high speed oscillator frequency		1		24	MHz
R <sub>F</sub>	Feedback resistor			220		kΩ
C <sup>(1)</sup>	Recommended load capacitance (2)				20	pF
		C = 20 pF, f <sub>OSC</sub> = 24 MHz			6 (startup) 2 (stabilized) <sup>(3)</sup>	
'DD(HSE)		C = 10 pF, f <sub>OSC</sub> = 24 MHz			6 (startup) 1.5 (stabilized) <sup>(3)</sup>	IIIA
9 <sub>m</sub>	Oscillator transconductance		5			mA/V
t <sub>SU(HSE)</sub> <sup>(4)</sup>	Startup time	V <sub>DD</sub> is stabilized		1		ms

Table 32. HS	E oscillator	characteristics
--------------	--------------	-----------------

1. C is approximately equivalent to 2 x crystal Cload.

2. The oscillator selection can be optimized in terms of supply current using a high quality resonator with small R<sub>m</sub> value. Refer to crystal manufacturer for more details

3. Data based on characterization results, not tested in production.

 t<sub>SU(HSE)</sub> is the start-up time measured from the moment it is enabled (by software) to a stabilized 24 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.



### Figure 17. HSE oscillator circuit diagram

## HSE oscillator critical g<sub>m</sub> formula

 $g_{mcrit} = (2 \times \Pi \times f_{HSE})^2 \times R_m (2Co + C)^2$ 

 $\begin{array}{l} {\sf R}_m: \mbox{ Notional resistance (see crystal specification)} \\ {\sf L}_m: \mbox{ Notional inductance (see crystal specification)} \\ {\sf C}_m: \mbox{ Notional capacitance (see crystal specification)} \\ {\sf Co: Shunt capacitance (see crystal specification)} \\ {\sf C}_{L1} = {\sf C}_{L2} = {\sf C}: \mbox{ Grounded external capacitance } \\ {\sf g}_m >> {\sf g}_{mcrit} \end{array}$ 

DocID14733 Rev 13



## Low speed internal RC oscillator (LSI)

Subject to general operating conditions for  $V_{\text{DD}}$  and  $T_{\text{A}}.$ 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>LSI</sub>	Frequency		110	128	146	kHz
t <sub>su(LSI)</sub>	LSI oscillator wakeup time				7 <sup>(1)</sup>	μs
I <sub>DD(LSI)</sub>	LSI oscillator power consumption			5		μA

1. Guaranteed by design, not tested in production.



## Figure 19. Typical LSI frequency variation vs $V_{DD}$ @ 25 °C





Figure 22. Typical pull-up current vs  $V_{\text{DD}} @$  4 temperatures

1. The pull-up is a pure resistor (slope goes through 0).

Symbol	Parameter	Conditions	Min	Max	Unit
M	Output low level with 8 pins sunk	$I_{IO} = 10 \text{ mA}, V_{DD} = 5 \text{ V}$		2	V
VOL	Output low level with 4 pins sunk	I <sub>IO</sub> = 4 mA, V <sub>DD</sub> = 3.3 V		1 <sup>(1)</sup>	v
V	Output high level with 8 pins sourced	$I_{IO} = 10 \text{ mA}, V_{DD} = 5 \text{ V}$	2.8		V
V <sub>OH</sub>	Output high level with 4 pins sourced	$I_{IO} = 4 \text{ mA}, V_{DD} = 3.3 \text{ V}$	2.1 <sup>(1)</sup>		V

## Table 38. Output driving current (standard ports)

1. Data based on characterization results, not tested in production

#### Table 39. Output driving current (true open drain ports)

Symbol	Parameter	Conditions	Мах	Unit
		$I_{IO} = 10 \text{ mA}, V_{DD} = 5 \text{ V}$	1	
V <sub>OL</sub>	Output low level with 2 pins sunk	I <sub>IO</sub> = 10 mA, V <sub>DD</sub> = 3.3 V	1.5 <sup>(1)</sup>	V
		I <sub>IO</sub> = 20 mA, V <sub>DD</sub> = 5 V	2 <sup>(1)</sup>	

1. Data based on characterization results, not tested in production

## Table 40. Output driving current (high sink ports)

Symbol	Parameter	Conditions	Min	Max	Unit
	Output low level with 8 pins sunk	$I_{IO}$ = 10 mA, $V_{DD}$ = 5 V		0.8	
V <sub>OL</sub>	Output low level with 4 pins sunk	$I_{IO} = 10 \text{ mA}, V_{DD} = 3.3 \text{ V}$		1 <sup>(1)</sup>	
	Output low level with 4 pins sunk	I <sub>IO</sub> = 20 mA, V <sub>DD</sub> = 5 V		1.5 <sup>(1)</sup>	V
V <sub>OH</sub>	Output high level with 8 pins sourced	$I_{IO} = 10 \text{ mA}, V_{DD} = 5 \text{ V}$	4.0		v
	Output high level with 4 pins sourced	$I_{IO} = 10 \text{ mA}, V_{DD} = 3.3 \text{ V}$	2.1 <sup>(1)</sup>		
	Output high level with 4 pins sourced	$I_{IO} = 20 \text{ mA}, V_{DD} = 5 \text{ V}$	3.3 <sup>(1)</sup>		

1. Data based on characterization results, not tested in production



## **Typical output level curves**

*Figure 24* to *Figure 31* show typical output level curves measured with output on a single pin.





## Figure 24. Typ. $V_{OL} @ V_{DD} = 3.3 V$ (standard ports)





# 10.3.9 I<sup>2</sup>C interface characteristics

Symbol	Desementer	Standard	mode l <sup>2</sup> C	Fast mod	11				
Symbol	Falameter	Min <sup>(2)</sup>	Max <sup>(2)</sup>	Min <sup>(2)</sup>	Max <sup>(2)</sup>	Unit			
t <sub>w(SCLL)</sub>	SCL clock low time	4.7		1.3					
t <sub>w(SCLH)</sub>	SCL clock high time	4.0		0.6		μs			
t <sub>su(SDA)</sub>	SDA setup time	250		100					
t <sub>h(SDA)</sub>	SDA data hold time	0 <sup>(3)</sup>		0 <sup>(4)</sup>	900 <sup>(3)</sup>				
t <sub>r(SDA)</sub> t <sub>r(SCL)</sub>	SDA and SCL rise time		1000		300	ns			
t <sub>f(SDA)</sub> t <sub>f(SCL)</sub>	SDA and SCL fall time		300		300				
t <sub>h(STA)</sub>	START condition hold time	4.0		0.6		110			
t <sub>su(STA)</sub>	Repeated START condition setup time	4.7		0.6		μs			
t <sub>su(STO)</sub>	STOP condition setup time	4.0		0.6		μs			
t <sub>w(STO:STA)</sub>	STOP to START condition time (bus free)	4.7		1.3		μs			
Cb	Capacitive load for each bus line		400		400	pF			
	0								

Table 43. I<sup>2</sup>C characteristics

1.  $f_{MASTER},$  must be at least 8 MHz to achieve max fast I^2C speed (400kHz)  $\,$ 

2. Data based on standard I<sup>2</sup>C protocol requirement, not tested in production

3. The maximum hold time of the start condition has only to be met if the interface does not stretch the low time

4. The device must internally provide a hold time of at least 300 ns for the SDA signal in order to bridge the undefined region of the falling edge of SCL



## **10.3.10 10-bit ADC characteristics**

Subject to general operating conditions for  $V_{\text{DDA}},\,f_{\text{MASTER}},$  and  $T_{\text{A}}$  unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
f	ADC clock frequency	$V_{DDA} = 3 \text{ to } 5.5 \text{ V}$	1		4		
'ADC	ADC clock nequency	V <sub>DDA</sub> = 4.5 to 5.5 V	1		6		
V <sub>DDA</sub>	Analog supply		3		5.5	V	
V <sub>REF+</sub>	Positive reference voltage		2.75 <sup>(1)</sup>		V <sub>DDA</sub>	V	
V <sub>REF-</sub>	Negative reference voltage		V <sub>SSA</sub>		0.5 <sup>(1)</sup>	V	
V <sub>AIN</sub>	Conversion voltage range <sup>(2)</sup>		V <sub>SSA</sub>		$V_{DDA}$	V	
		Devices with external V <sub>REF+</sub> /V <sub>REF-</sub> pins	V <sub>REF-</sub>		$V_{REF+}$	V	
C <sub>ADC</sub>	Internal sample and hold capacitor			3		pF	
+ (2)	Sampling time	f <sub>ADC</sub> = 4 MHz	0.75			110	
'S	Sampling time	f <sub>ADC</sub> = 6 MHz	0.5		μs		
t <sub>STAB</sub>	Wakeup time from standby			7		μs	
t <sub>CONV</sub>		$f_{ADC} = 4 \text{ MHz}$		3.5		μs	
	Iotal conversion time (including sampling time, 10-bit resolution)	$f_{ADC} = 6 \text{ MHz}$		2.33		μs	
				14		1/f <sub>ADC</sub>	

Table 44.	ADC	characteristics
-----------	-----	-----------------

1. Data guaranteed by design, not tested in production.

2. During the sample time the input capacitance  $C_{AIN}$  (3 pF max) can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within t<sub>S</sub>. After the end of the sample time t<sub>S</sub>, changes of the analog input voltage have no effect on the conversion result. Values for the sample clock t<sub>S</sub> depend on programming.



## **Electromagnetic interference (EMI)**

Emission tests conform to the SAE IEC 61967-2 standard for test software, board layout and pin loading.

Symbol		Conditions						
	Parameter	General conditions	Monitorod	Max	Unit			
			frequency band	8 MHz/ 8 MHz	8 MHz/ 16 MHz	8 MHz/ 24 MHz		
	Peak level	$V_{DD} = 5 V$ $T_A = 25 °C$ LQFP80 package	0.1MHz to 30 MHz	15	20	24	dBµV	
			30 MHz to 130 MHz	18	21	16		
S <sub>EMI</sub>			130 MHz to 1 GHz	-1	1	4		
	SAE EMI level	61967-2	SAE EMI level	2	2.5	2.5		

Table 48.	EMI data	
-----------	----------	--

1. Data based on characterization results, not tested in production.

## Absolute maximum ratings (electrical sensitivity)

Based on two different tests (ESD and LU) using specific measurement methods, the product is stressed in order to determine its performance in terms of electrical sensitivity. For more details, refer to the application note AN1181.

### Electrostatic discharge (ESD)

Electrostatic discharges (3 positive then 3 negative pulses separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts\*(n+1) supply pin). This test conforms to the JESD22-A114A/A115A standard. For more details, refer to the application note AN1181.

Symbol	Ratings	Conditions	Class	Maximum value <sup>(1)</sup>	Unit
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (Human body model)	$T_A = 25^{\circ}C$ , conforming to JESD22-A114	А	2000	V
V <sub>ESD(CDM)</sub>	Electrostatic discharge voltage (Charge device model)	T <sub>A</sub> = 25°C, conforming to JESD22-C101	IV	1000	V

Table 49. ESD absolute maximum ratings

1. Data based on characterization results, not tested in production.



Symbol	millimeters			inches			
Symbol	Min	Тур	Мах	Min	Тур	Max	
D	15.800	16.000	16.200	0.6220	0.6299	0.6378	
D1	13.800	14.000	14.200	0.5433	0.5512	0.5591	
D3	-	12.350	-	-	0.4862	-	
E	15.800	16.000	16.200	0.6220	0.6299	0.6378	
E1	13.800	14.000	14.200	0.5433	0.5512	0.5591	
E3	-	12.350	-	-	0.4862	-	
e	-	0.650	-	-	0.0256	-	
L	0.450	0.600	0.750	0.0177	0.0236	0.0295	
L1	-	1.000	-	-	0.0394	-	
k	0°	3.5°	7°	0°	3.5°	7°	
CCC	-	-	0.100	-	-	0.0039	

# Table 51. LQFP80 - 80-pin, 14 x 14 mm low-profile quad flat package mechanicaldata<sup>(1)</sup> (continued)

1. Values in inches are converted from mm and rounded to 4 decimal digits.



## Figure 44. LQFP80 recommended footprint



Table 52. LQFP64 - 64-pin, 14 x 14 mm low-profile quad flat package mechanical
data (continued)

Symbol	mm			inches <sup>(1)</sup>		
	Min	Тур	Max	Min	Тур	Max
k	0.0 °	3.5 °	7.0 °	0.0 °	3.5 °	7.0 °
CCC			0.100			0.0039

1. Values in inches are converted from mm and rounded to four decimal places.



#### Figure 47. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline

Table 53. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package mechanical data

Symbol	mm			inches <sup>(1)</sup>			
	Min	Тур	Max	Min	Тур	Max	
А	-	-	1.600	-	-	0.0630	
A1	0.050	-	0.150	0.0020	-	0.0059	
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571	
b	0.170	0.220	0.270	0.0067	0.0087	0.0106	
С	0.090	-	0.200	0.0035	-	0.0079	

# 12 STM8 development tools

Development tools for the STM8 microcontrollers include the full-featured STice emulation system supported by a complete software tool package including C compiler, assembler and integrated development environment with high-level language debugger. In addition, the STM8 is to be supported by a complete range of tools including starter kits, evaluation boards and a low-cost in-circuit debugger/programmer.

## 12.1 Emulation and in-circuit debugging tools

The STice emulation system offers a complete range of emulation and in-circuit debugging features on a platform that is designed for versatility and cost-effectiveness. In addition, STM8 application development is supported by a low-cost in-circuit debugger/programmer.

The STice is the fourth generation of full featured emulators from STMicroelectronics. It offers new advanced debugging capabilities including profiling and coverage to help detect and eliminate bottlenecks in application execution and dead code when fine tuning an application.

In addition, STice offers in-circuit debugging and programming of STM8 microcontrollers via the STM8 single wire interface module (SWIM), which allows non-intrusive debugging of an application while it runs on the target microcontroller.

For improved cost effectiveness, STice is based on a modular design that allows you to order exactly what you need to meet the development requirements and to adapt the emulation system to support existing and future ST microcontrollers.

## STice key features

- Occurrence and time profiling and code coverage (new features)
- Advanced breakpoints with up to 4 levels of conditions
- Data breakpoints
- Program and data trace recording up to 128 KB records
- Read/write on the fly of memory during emulation
- In-circuit debugging/programming via SWIM protocol
- 8-bit probe analyzer
- 1 input and 2 output triggers
- Power supply follower managing application voltages between 1.62 to 5.5 V
- Modularity that allows you to specify the components you need to meet the development requirements and adapt to future requirements
- Supported by free software tools that include integrated development environment (IDE), programming software interface and assembler for STM8.

