



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Active
Core Processor	STM8
Core Size	8-Bit
Speed	24MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	52
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	2.95V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm8s207rbt6c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

The size of the UBC is programmable through the UBC option byte (*Table 13.*), in increments of 1 page (512 bytes) by programming the UBC option byte in ICP mode.

This divides the program memory into two areas:

- Main program memory: Up to 128 Kbytes minus UBC
- User-specific boot code (UBC): Configurable up to 128 Kbytes

The UBC area remains write-protected during in-application programming. This means that the MASS keys do not unlock the UBC area. It protects the memory used to store the boot program, specific code libraries, reset and interrupt vectors, the reset routine and usually the IAP and communication routines.




Figure 2. Flash memory organization

Read-out protection (ROP)

The read-out protection blocks reading and writing the Flash program memory and data EEPROM memory in ICP mode (and debug mode). Once the read-out protection is activated, any attempt to toggle its status triggers a global erase of the program and data memory. Even if no protection can be considered as totally unbreakable, the feature provides a very high level of protection for a general purpose microcontroller.



4.6 **Power management**

For efficient power management, the application can be put in one of four different lowpower modes. You can configure each mode to obtain the best compromise between lowest power consumption, fastest start-up time and available wakeup sources.

- *Wait mode*: In this mode, the CPU is stopped, but peripherals are kept running. The wakeup is performed by an internal or external interrupt or reset.
- Active halt mode with regulator on: In this mode, the CPU and peripheral clocks are stopped. An internal wakeup is generated at programmable intervals by the auto wake up unit (AWU). The main voltage regulator is kept powered on, so current consumption is higher than in active halt mode with regulator off, but the wakeup time is faster. Wakeup is triggered by the internal AWU interrupt, external interrupt or reset.
- Active halt mode with regulator off: This mode is the same as active halt with regulator on, except that the main voltage regulator is powered off, so the wake up time is slower.
- **Halt mode**: In this mode the microcontroller uses the least power. The CPU and peripheral clocks are stopped, the main voltage regulator is powered off. Wakeup is triggered by external event or reset.

4.7 Watchdog timers

The watchdog system is based on two independent timers providing maximum security to the applications.

Activation of the watchdog timers is controlled by option bytes or by software. Once activated, the watchdogs cannot be disabled by the user program without performing a reset.

Window watchdog timer

The window watchdog is used to detect the occurrence of a software fault, usually generated by external interferences or by unexpected logical conditions, which cause the application program to abandon its normal sequence.

The window function can be used to trim the watchdog behavior to match the application perfectly.

The application software must refresh the counter before time-out and during a limited time window.

A reset is generated in two situations:

- 1. Timeout: At 16 MHz CPU clock the time-out period can be adjusted between 75 μ s up to 64 ms.
- 2. Refresh out of window: The downcounter is refreshed before its value is lower than the one stored in the window register.



Asynchronous communication (UART mode)

- Full duplex communication NRZ standard format (mark/space)
- Programmable transmit and receive baud rates up to 1 Mbit/s (f_{CPU}/16) and capable of following any standard baud rate regardless of the input frequency
- Separate enable bits for transmitter and receiver
 - Two receiver wakeup modes:
 - Address bit (MSB)
 - Idle line (interrupt)
- Transmission error detection with interrupt generation
- Parity control

LIN master capability

- Emission: Generates 13-bit sync break frame
- Reception: Detects 11-bit break frame

LIN slave mode

- Autonomous header handling one single interrupt per valid message header
- Automatic baud rate synchronization maximum tolerated initial clock deviation ±15%
- Sync delimiter checking
- 11-bit LIN sync break detection break detection always active
- Parity check on the LIN identifier field
- LIN error management
- Hot plugging support

4.14.3 SPI

- Maximum speed: 10 Mbit/s (f_{MASTER}/2) both for master and slave
- Full duplex synchronous transfers
- Simplex synchronous transfers on two lines with a possible bidirectional data line
- Master or slave operation selectable by hardware or software
- CRC calculation
- 1 byte Tx and Rx buffer
- Slave/master selection input pin



4.14.4 I²C

- I²C master features:
 - Clock generation
 - Start and stop generation
 - I²C slave features:
 - Programmable I²C address detection
 - Stop bit detection
- Generation and detection of 7-bit/10-bit addressing and general call
 - Supports different communication speeds:
 - Standard speed (up to 100 kHz)
 - Fast speed (up to 400 kHz)

4.14.5 beCAN

The beCAN controller (basic enhanced CAN), interfaces the CAN network and supports the CAN protocol version 2.0A and B. It has been designed to manage a high number of incoming messages efficiently with a minimum CPU load.

For safety-critical applications the beCAN controller provides all hardware functions to support the CAN time triggered communication option (TTCAN).

The maximum transmission speed is 1 Mbit.


Transmission

- Three transmit mailboxes
- Configurable transmit priority by identifier or order request
- Time stamp on SOF transmission

Reception

- 8-, 11- and 29-bit ID
- One receive FIFO (3 messages deep)
- Software-efficient mailbox mapping at a unique address space
- FMI (filter match index) stored with message
- Configurable FIFO overrun
- Time stamp on SOF reception
- Six filter banks, 2 x 32 bytes (scalable to 4 x 16-bit) each, enabling various masking configurations, such as 12 filters for 29-bit ID or 48 filters for 11-bit ID
- Filtering modes:
 - Mask mode permitting ID range filtering
 - ID list mode
- Time triggered communication option
 - Disable automatic retransmission mode
 - 16-bit free running timer
 - Configurable timer resolution
 - Time stamp sent in last two data bytes





1. (HS) high sink capability.

2. (T) True open drain (P-buffer and protection diode to V_{DD} not implemented).


3. [] alternate function remapping option (If the same alternate function is shown twice, it indicates an exclusive choice not a duplication of the function).

4. CAN_RX and CAN_TX is available on STM8S208xx devices only.



			vare register map (continued)	Reset
Address	Block	Register label	Register name	status
0x00 500F		PD_ODR	Port D data output latch register	0x00
0x00 5010		PD_IDR	Port D input pin value register	0x00
0x00 5011	Port D	PD_DDR	Port D data direction register	0x00
0x00 5012		PD_CR1	Port D control register 1	0x02
0x00 5013		PD_CR2	Port D control register 2	0x00
0x00 5014		PE_ODR	Port E data output latch register	0x00
0x00 5015		PE_IDR	Port E input pin value register	0x00
0x00 5016	Port E	PE_DDR	Port E data direction register	0x00
0x00 5017		PE_CR1	Port E control register 1	0x00
0x00 5018		PE_CR2	Port E control register 2	0x00
0x00 5019		PF_ODR	Port F data output latch register	0x00
0x00 501A		PF_IDR	Port F input pin value register	0x00
0x00 501B	Port F	PF_DDR	Port F data direction register	0x00
0x00 501C		PF_CR1	Port F control register 1	0x00
0x00 501D		PF_CR2	Port F control register 2	0x00
0x00 501E		PG_ODR	Port G data output latch register	0x00
0x00 501F		PG_IDR	Port G input pin value register	0x00
0x00 5020	Port G	PG_DDR	Port G data direction register	0x00
0x00 5021		PG_CR1	Port G control register 1	0x00
0x00 5022		PG_CR2	Port G control register 2	0x00
0x00 5023		PH_ODR	Port H data output latch register	0x00
0x00 5024		PH_IDR	Port H input pin value register	0x00
0x00 5025	Port H	PH_DDR	Port H data direction register	0x00
0x00 5026		PH_CR1	Port H control register 1	0x00
0x00 5027		PH_CR2	Port H control register 2	0x00
0x00 5028		PI_ODR	Port I data output latch register	0x00
0x00 5029		PI_IDR	Port I input pin value register	0x00
0x00 502A	Port I	PI_DDR	Port I data direction register	0x00
0x00 502B		PI_CR1	Port I control register 1	0x00
0x00 502C		PI_CR2	Port I control register 2	0x00

 Table 8. I/O port hardware register map (continued)





Address	Block	Register label	Register name	Reset status		
0x00 5216		I2C_DR	I ² C data register	0x00		
0x00 5217		I2C_SR1	I ² C status register 1	0x00		
0x00 5218		I2C_SR2	I ² C status register 2	0x00		
0x00 5219	I ² C	I2C_SR3	I ² C status register 3	0x00		
0x00 521A		I2C_ITR	I ² C interrupt control register	0x00		
0x00 521B		I2C_CCRL	I ² C clock control register low	0x00		
0x00 521C		I2C_CCRH	I ² C clock control register high	0x00		
0x00 521D		I2C_TRISER	I ² C TRISE register	0x02		
0x00 521E to 0x00 522F		Re	eserved area (18 bytes)	·		
0x00 5230		UART1_SR	UART1 status register	0xC0		
0x00 5231		UART1_DR	UART1 data register	0xXX		
0x00 5232		UART1_BRR1	UART1 baud rate register 1	0x00		
0x00 5233		UART1_BRR2	UART1 baud rate register 2	0x00		
0x00 5234		UART1_CR1	UART1 control register 1	0x00		
0x00 5235	UART1	UART1_CR2	UART1 control register 2	0x00		
0x00 5236		UART1_CR3	UART1 control register 3	0x00		
0x00 5237		UART1_CR4	UART1 control register 4	0x00		
0x00 5238		UART1_CR5	UART1 control register 5	0x00		
0x00 5239		UART1_GTR	UART1 guard time register	0x00		
0x00 523A		UART1_PSCR	UART1 prescaler register	0x00		
0x00 523B to 0x00 523F		R	eserved area (5 bytes)	·		
0x00 5240		UART3_SR	UART3 status register	C0h		
0x00 5241		UART3_DR	UART3 data register	0xXX		
0x00 5242		UART3_BRR1	UART3 baud rate register 1	0x00		
0x00 5243		UART3_BRR2	UART3 baud rate register 2	0x00		
0x00 5244	UART3	UART3_CR1	UART3 control register 1	0x00		
0x00 5245	UARIS	UART3_CR2	UART3 control register 2	0x00		
0x00 5246		UART3_CR3	UART3 control register 3	0x00		
0x00 5247		UART3_CR4	UART3 control register 4	0x00		
0x00 5248			UART3_CR3 UART3 control register 3 UART3_CR4 UART3 control register 4 Reserved			
0x00 5249		UART3_CR6	UART3 control register 6	0x00		
0x00 524A to 0x00 524F		R	eserved area (6 bytes)			

Table 9. G	eneral hardwa	re register i	map (cor	tinued)
		no rogiotor i	11ap (001	iiiiiaoaj



Option byte no.	Description
	LSI_EN: Low speed internal clock enable 0: LSI clock is not available as CPU clock source 1: LSI clock is available as CPU clock source
0070	IWDG_HW: Independent watchdog0: IWDG Independent watchdog activated by software1: IWDG Independent watchdog activated by hardware
OPT3	WWDG_HW: Window watchdog activation0: WWDG window watchdog activated by software1: WWDG window watchdog activated by hardware
	WWDG_HALT: Window watchdog reset on halt 0: No reset generated on halt if WWDG active 1: Reset generated on halt if WWDG active
	EXTCLK: <i>External clock selection</i> 0: External crystal connected to OSCIN/OSCOUT 1: External clock signal on OSCIN
OPT4	CKAWUSEL: Auto wakeup unit/clock 0: LSI clock source selected for AWU 1: HSE clock with prescaler selected as clock source for AWU
	PRSC[1:0] AWU clock prescaler 00: 24 MHz to 128 kHz prescaler 01: 16 MHz to 128 kHz prescaler 10: 8 MHz to 128 kHz prescaler 11: 4 MHz to 128 kHz prescaler
OPT5	HSECNT[7:0]: HSE crystal oscillator stabilization time This configures the stabilization time. 0x00: 2048 HSE cycles 0xB4: 128 HSE cycles 0xD2: 8 HSE cycles 0xE1: 0.5 HSE cycles
OPT6	Reserved
OPT7	 WAITSTATE Wait state configuration This option configures the number of wait states inserted when reading from the Flash/data EEPROM memory. 1 wait state is required if f_{CPU} > 16 MHz. 0: No wait state 1: 1 wait state

	Table 13. O	ption byte	description	(continued)
--	-------------	------------	-------------	-------------



Total current consumption in halt mode

Symbol	Parameter	Conditions	Тур	Max at 85 °C	Max at 125 °C	Unit
1	Supply current in halt	Flash in operating mode, HSI clock after wakeup	63.5			
^I DD(H)	mode	Flash in power-down mode, HSI clock after wakeup	6.5	35	100	μA

Table 26. Total current consumption in halt mode at V_{DD} = 5 V

Table 27. Total current consumption in halt mode at V_{DD} = 3.3 V

Symbol	Parameter	Conditions	Тур	Unit
1	Supply current in balt mode	Flash in operating mode, HSI clock after wakeup	61.5	
I _{DD(H)}		Flash in power-down mode, HSI clock after wakeup	4.5	μA

Low power mode wakeup times

Table 28. Wakeup times

Symbol	Parameter		Conditions			Max ⁽¹⁾	Unit
t _{WU(WFI)}	Wakeup time from wait mode to run mode ⁽³⁾					See note ⁽²⁾	
- ()		f _{CPU} = f _{MASTER} =	16 MHz.		0.56		
		MVR voltage	Flash in operating mode ⁽⁵⁾		1 ⁽⁶⁾	2 ⁽⁶⁾	
	Wakeup time active halt	regulator on ⁽⁴⁾	Flash in power-down mode ⁽⁵⁾	HSI (after	3 ⁽⁶⁾		μs
t _{WU(AH)}	mode to run mode. ⁽³⁾	MVR voltage	Flash in operating mode ⁽⁵⁾	wakeup)	48 ⁽⁶⁾		
		regulator off ⁽⁴⁾	Flash in power-down mode ⁽⁵⁾		50 ⁽⁶⁾		
+	Wakeup time from halt	Flash in operating	lash in operating mode ⁽⁵⁾				
t _{WU(H)}	mode to run mode ⁽³⁾	Flash in power-do	own mode ⁽⁵⁾		54		

1. Data guaranteed by design, not tested in production.

2. $t_{WU(WFI)} = 2 \times 1/f_{master} + 7 \times 1/f_{CPU}$

3. Measured from interrupt event to interrupt vector fetch.

4. Configured by the REGAH bit in the CLK_ICKR register.

5. Configured by the AHALT bit in the FLASH_CR1 register.

6. Plus 1 LSI clock depending on synchronization.



Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
f _{HSE}	External high speed oscillator frequency		1		24	MHz
R _F	Feedback resistor			220		kΩ
C ⁽¹⁾	Recommended load capacitance (2)				20	pF
	HSE oscillator power consumption	C = 20 pF, f _{OSC} = 24 MHz			6 (startup) 2 (stabilized) ⁽³⁾	mA
IDD(HSE)		C = 10 pF, f _{OSC} = 24 MHz			6 (startup) 1.5 (stabilized) ⁽³⁾	mA
9 _m	Oscillator transconductance		5			mA/V
t _{SU(HSE)} ⁽⁴⁾	Startup time	V_{DD} is stabilized		1		ms

Table 32. HSE oscillator characterist	ics
---------------------------------------	-----

1. C is approximately equivalent to 2 x crystal Cload.

2. The oscillator selection can be optimized in terms of supply current using a high quality resonator with small R_m value. Refer to crystal manufacturer for more details

3. Data based on characterization results, not tested in production.

 t_{SU(HSE)} is the start-up time measured from the moment it is enabled (by software) to a stabilized 24 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.




Figure 17. HSE oscillator circuit diagram

HSE oscillator critical g_m formula

 $g_{mcrit} = (2 \times \Pi \times f_{HSE})^2 \times R_m (2Co + C)^2$

 $\begin{array}{l} {\sf R}_m: \mbox{ Notional resistance (see crystal specification)} \\ {\sf L}_m: \mbox{ Notional inductance (see crystal specification)} \\ {\sf C}_m: \mbox{ Notional capacitance (see crystal specification)} \\ {\sf Co: Shunt capacitance (see crystal specification)} \\ {\sf C}_{L1} = {\sf C}_{L2} = {\sf C}: \mbox{ Grounded external capacitance } \\ {\sf g}_m >> {\sf g}_{mcrit} \end{array}$

DocID14733 Rev 13



10.3.4 Internal clock sources and timing characteristics

Subject to general operating conditions for V_{DD} and $T_{\text{A}}.~f_{\text{HSE}}$

High speed internal RC oscillator (HSI)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSI}	Frequency			16		MHz
	Accuracy of HSI oscillator	Trimmed by the CLK_HSITRIMR register for given V_{DD} and T_A conditions	-1.0 ⁽¹⁾		1.0	
		V _{DD} = 5 V, T _A = 25 °C	-1.5		1.5	
ACC _{HSI}	Accuracy of HSI oscillator		-2.2		2.2	%
	(factory calibrated)	$\begin{array}{l} 2.95 \text{ V} \leq \text{ V}_{DD} \leq \text{ 5.5 V,} \\ \text{-40 °C} \leq \text{ T}_A \leq \text{ 125 °C} \end{array}$	-3.0 ⁽²⁾		3.0 ⁽²⁾	
t _{su(HSI)}	HSI oscillator wakeup time including calibration				1.0 ⁽¹⁾	μs
I _{DD(HSI)}	HSI oscillator power consumption			170	250 ⁽²⁾	μA

Table 33. HSI oscillator characteristics

1. Guaranteed by design, not tested in production.

2. Data based on characterization results, not tested in production




Figure 18. Typical HSI frequency variation vs V_{DD} at 4 temperatures







Figure 29. Typ. V_{DD} V_{OH} @ V_{DD} = 5 V (standard ports)












Figure 34. Typical NRST pull-up resistance vs V_{DD} @ 4 temperatures

Figure 35. Typical NRST pull-up current vs V_{DD} @ 4 temperatures



The reset network shown in *Figure 36* protects the device against parasitic resets. The user must ensure that the level on the NRST pin can go below the V_{IL} max. level specified in *Table 41*. Otherwise the reset is not taken into account internally. For power consumption sensitive applications, the capacity of the external reset capacitor can be reduced to limit charge/discharge current. If the NRSTsignal is used to reset the external circuitry, care must be taken of the charge/discharge time of the external capacitor to fulfill the external device's reset timing conditions. The minimum recommended capacity is 10 nF.







10.3.8 SPI serial peripheral interface

Unless otherwise specified, the parameters given in *Table 42* are derived from tests performed under ambient temperature, f_{MASTER} frequency and V_{DD} supply voltage conditions. $t_{MASTER} = 1/f_{MASTER}$.

Refer to I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).


Symbol	Parameter	Conditions	Min	Max	Unit	
f _{SCK}	CDL clock fraguency	Master mode	0	10	MHz	
1/t _{c(SCK)}	SPI clock frequency	Slave mode	a mode0a mode0a citive load: C = 30 pFa mode $4 \times t_{MASTER}$ a mode70a mode70er mode $t_{SCK}/2 - 15$ er mode5		1711 12	
t _{r(SCK)} t _{f(SCK)}	SPI clock rise and fall time	Capacitive load: C = 30 pF		25		
t _{su(NSS)} ⁽¹⁾	NSS setup time	Slave mode	4 x t _{MASTER}			
t _{h(NSS)} ⁽¹⁾	NSS hold time	Slave mode	70			
t _{w(SCKH)} ⁽¹⁾ t _{w(SCKL)} ⁽¹⁾	SCK high and low time	Master mode	t _{SCK} /2 - 15	t _{SCK} /2 + 15	-	
t _{su(MI)} (1)	Data input setup time	Master mode	5			
t _{su(SI)} (1)		Slave mode	5			
t _{h(MI)} (1) t _{h(SI)} (1)	Data input hold time	Master mode	7		ns	
$t_{h(SI)}^{(1)}$	Data input hold time	Slave mode	10			
t _{a(SO)} (1)(2)	Data output access time	Slave mode		3 x t _{MASTER}		
t _{dis(SO)} ⁽¹⁾⁽³⁾	Data output disable time	Slave mode	25			
t _{v(SO)} ⁽¹⁾	Data output valid time	Slave mode (after enable edge)		75		
t _{v(MO)} ⁽¹⁾	Data output valid time	Master mode (after enable edge)		30		
t _{h(SO)} ⁽¹⁾	Data output hold time	Slave mode (after enable edge)	31			
t _{h(MO)} ⁽¹⁾	Data output hold time	Master mode (after enable edge)	12			

1. Values based on design simulation and/or characterization results, and not tested in production.

2. Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.

3. Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z.








1. Example of an actual transfer curve.

- 2. The ideal transfer curve
- 3.

End point correlation line E_T = Total unadjusted error: maximum deviation between the actual and the ideal transfer curves. E_0 = Offset error: deviation between the first actual transition and the first ideal one. E_G = Gain error: deviation between the last ideal transition and the last actual one. E_D = Differential linearity error: maximum deviation between actual steps and the ideal one. E_L = Integral linearity error: maximum deviation between any actual transition and the end point correlation between any actual transition and the end point correlation line.







Symbol	millimeters			inches			
	Min	Тур	Max	Min	Тур	Max	
D	15.800	16.000	16.200	0.6220	0.6299	0.6378	
D1	13.800	14.000	14.200	0.5433	0.5512	0.5591	
D3	-	12.350	-	-	0.4862	-	
E	15.800	16.000	16.200	0.6220	0.6299	0.6378	
E1	13.800	14.000	14.200	0.5433	0.5512	0.5591	
E3	-	12.350	-	-	0.4862	-	
е	-	0.650	-	-	0.0256	-	
L	0.450	0.600	0.750	0.0177	0.0236	0.0295	
L1	-	1.000	-	-	0.0394	-	
k	0°	3.5°	7°	0°	3.5°	7°	
CCC	-	-	0.100	-	-	0.0039	

Table 51. LQFP80 - 80-pin, 14 x 14 mm low-profile quad flat package mechanicaldata⁽¹⁾ (continued)

1. Values in inches are converted from mm and rounded to 4 decimal digits.






Figure 44. LQFP80 recommended footprint



Device marking

The following figure shows the marking for the LQFP80 package.





 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.



11.1.2 LQFP64 package information




Figure 46. LQFP64 - 64-pin 14 mm x 14 mm low-profile quad flat package outline

Table 52. LQFP64 - 64-pin, 14 x 14 mm low-profile quad flat package mechanicaldata

uuu							
Symbol	mm			inches ⁽¹⁾			
	Min	Тур	Max	Min	Тур	Max	
А			1.600			0.0630	
A1	0.050		0.150	0.0020		0.0059	
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571	
b	0.300	0.370	0.450	0.0118	0.0146	0.0177	
С	0.090		0.200	0.0035		0.0079	
D	15.800	16.000	16.200	0.6220	0.6299	0.6378	
D1	13.800	14.000	14.200	0.5433	0.5512	0.5591	
D3		12.000			0.4724		
E	15.800	16.000	16.200	0.6220	0.6299	0.6378	
E1	13.800	14.000	14.200	0.5433	0.5512	0.5591	
E3		12.000			0.4724		
е		0.800			0.0315		
L	0.450	0.600	0.750	0.0177	0.0236	0.0295	
L1		1.000			0.0394		




Symbol	mm			inches ⁽¹⁾			
	Min	Тур	Max	Min	Тур	Max	
D	-	12.000	-	-	0.4724	-	
D1	-	10.000	-	-	0.3937	-	
D3	-	7.500	-	-	0.2953	-	
E	-	12.000	-	-	0.4724	-	
E1	-	10.000	-	-	0.3937	-	
E3	-	7.500	-	-	0.2953	-	
е	-	0.500	-	-	0.0197	-	
θ	0°	3.5°	7°	0°	3.5°	7°	
L	0.450	0.600	0.750	0.0177	0.0236	0.0295	
L1	-	1.000	-	-	0.0394	-	
CCC	-	-	0.080	-	-	0.0031	

Table 53. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package mechanicaldata (continued)

1. Values in inches are converted from mm and rounded to four decimal places.

Figure 48. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat recommended footprint





DocID14733 Rev 13

11.1.4 LQFP44 package information

Figure 53. LQFP44 - 44-pin, 10 x 10 mm low-profile quad flat package outline

