



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                               |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                        |
| Core Processor             | STM8                                                                                                                                                          |
| Core Size                  | 8-Bit                                                                                                                                                         |
| Speed                      | 24MHz                                                                                                                                                         |
| Connectivity               | I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART                                                                                                               |
| Peripherals                | Brown-out Detect/Reset, POR, PWM, WDT                                                                                                                         |
| Number of I/O              | 34                                                                                                                                                            |
| Program Memory Size        | 64KB (64K x 8)                                                                                                                                                |
| Program Memory Type        | FLASH                                                                                                                                                         |
| EEPROM Size                | 1.5K x 8                                                                                                                                                      |
| RAM Size                   | 6K x 8                                                                                                                                                        |
| Voltage - Supply (Vcc/Vdd) | 2.95V ~ 5.5V                                                                                                                                                  |
| Data Converters            | A/D 9x10b                                                                                                                                                     |
| Oscillator Type            | Internal                                                                                                                                                      |
| Operating Temperature      | -40°C ~ 125°C (TA)                                                                                                                                            |
| Mounting Type              | Surface Mount                                                                                                                                                 |
| Package / Case             | 44-LQFP                                                                                                                                                       |
| Supplier Device Package    | 44-LQFP (10x10)                                                                                                                                               |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/stmicroelectronics/stm8s207s8t3ctr">https://www.e-xfl.com/product-detail/stmicroelectronics/stm8s207s8t3ctr</a> |

#### 4.14.4 I<sup>2</sup>C

- I<sup>2</sup>C master features:
  - Clock generation
  - Start and stop generation
- I<sup>2</sup>C slave features:
  - Programmable I<sup>2</sup>C address detection
  - Stop bit detection
- Generation and detection of 7-bit/10-bit addressing and general call
- Supports different communication speeds:
  - Standard speed (up to 100 kHz)
  - Fast speed (up to 400 kHz)

#### 4.14.5 beCAN

The beCAN controller (basic enhanced CAN), interfaces the CAN network and supports the CAN protocol version 2.0A and B. It has been designed to manage a high number of incoming messages efficiently with a minimum CPU load.

For safety-critical applications the beCAN controller provides all hardware functions to support the CAN time triggered communication option (TTCAN).

The maximum transmission speed is 1 Mbit.

##### Transmission

- Three transmit mailboxes
- Configurable transmit priority by identifier or order request
- Time stamp on SOF transmission

##### Reception

- 8-, 11- and 29-bit ID
- One receive FIFO (3 messages deep)
- Software-efficient mailbox mapping at a unique address space
- FMI (filter match index) stored with message
- Configurable FIFO overrun
- Time stamp on SOF reception
- Six filter banks, 2 x 32 bytes (scalable to 4 x 16-bit) each, enabling various masking configurations, such as 12 filters for 29-bit ID or 48 filters for 11-bit ID
- Filtering modes:
  - Mask mode permitting ID range filtering
  - ID list mode
- Time triggered communication option
  - Disable automatic retransmission mode
  - 16-bit free running timer
  - Configurable timer resolution
  - Time stamp sent in last two data bytes

Table 6. Pin description (continued)

| Pin number |        |        |        |        | Pin name          | Type | Input    |     |                | Output    |       |    |    | Main function<br>(after reset)    | Default<br>alternate<br>function | Alternate<br>function<br>after remap<br>[option bit] |
|------------|--------|--------|--------|--------|-------------------|------|----------|-----|----------------|-----------|-------|----|----|-----------------------------------|----------------------------------|------------------------------------------------------|
| LQFP80     | LQFP64 | LQFP48 | LQFP44 | LQFP32 |                   |      | floating | wpu | Ext. interrupt | High sink | Speed | OD | pp |                                   |                                  |                                                      |
| 12         | 12     | 12     | 11     | -      | PA6/UART1_CK      | I/O  | X        | X   | X              | HS        | O3    | X  | X  | Port A6                           | UART1<br>synchronous<br>clock    |                                                      |
| 13         | -      | -      | -      | -      | PH0               | I/O  | X        | X   |                | HS        | O3    | X  | X  | Port H0                           |                                  |                                                      |
| 14         | -      | -      | -      | -      | PH1               | I/O  | X        | X   |                | HS        | O3    | X  | X  | Port H1                           |                                  |                                                      |
| 15         | -      | -      | -      | -      | PH2               | I/O  | X        | X   |                |           | O1    | X  | X  | Port H2                           |                                  |                                                      |
| 16         | -      | -      | -      | -      | PH3               | I/O  | X        | X   |                |           | O1    | X  | X  | Port H3                           |                                  |                                                      |
| 17         | 13     | -      | -      | -      | PF7/AIN15         | I/O  | X        | X   |                |           | O1    | X  | X  | Port F7                           | Analog<br>input 15               |                                                      |
| 18         | 14     | -      | -      | -      | PF6/AIN14         | I/O  | X        | X   |                |           | O1    | X  | X  | Port F6                           | Analog<br>input 14               |                                                      |
| 19         | 15     | -      | -      | -      | PF5/AIN13         | I/O  | X        | X   |                |           | O1    | X  | X  | Port F5                           | Analog<br>input 13               |                                                      |
| 20         | 16     | -      | -      | 8      | PF4/AIN12         | I/O  | X        | X   |                |           | O1    | X  | X  | Port F4                           | Analog<br>input 12               |                                                      |
| 21         | 17     | -      | -      | -      | PF3/AIN11         | I/O  | X        | X   |                |           | O1    | X  | X  | Port F3                           | Analog<br>input 11               |                                                      |
| 22         | 18     | -      | -      | -      | V <sub>REF+</sub> | S    |          |     |                |           |       |    |    | ADC positive reference<br>voltage |                                  |                                                      |
| 23         | 19     | 13     | 12     | 9      | V <sub>DDA</sub>  | S    |          |     |                |           |       |    |    | Analog power supply               |                                  |                                                      |
| 24         | 20     | 14     | 13     | 10     | V <sub>SSA</sub>  | S    |          |     |                |           |       |    |    | Analog ground                     |                                  |                                                      |
| 25         | 21     | -      | -      | -      | V <sub>REF-</sub> | S    |          |     |                |           |       |    |    | ADC negative reference<br>voltage |                                  |                                                      |
| 26         | 22     | -      | -      | -      | PF0/AIN10         | I/O  | X        | X   |                |           | O1    | X  | X  | Port F0                           | Analog<br>input 10               |                                                      |
| 27         | 23     | 15     | 14     | -      | PB7/AIN7          | I/O  | X        | X   | X              |           | O1    | X  | X  | Port B7                           | Analog<br>input 7                |                                                      |
| 28         | 24     | 16     | 15     | -      | PB6/AIN6          | I/O  | X        | X   | X              |           | O1    | X  | X  | Port B6                           | Analog<br>input 6                |                                                      |
| 29         | 25     | 17     | 16     | 11     | PB5/AIN5          | I/O  | X        | X   | X              |           | O1    | X  | X  | Port B5                           | Analog<br>input 5                | I <sup>2</sup> C_SDA<br>[AFR6]                       |
| 30         | 26     | 18     | 17     | 12     | PB4/AIN4          | I/O  | X        | X   | X              |           | O1    | X  | X  | Port B4                           | Analog<br>input 4                | I <sup>2</sup> C_SCL<br>[AFR6]                       |

Table 6. Pin description (continued)

| Pin number |        |        |        |        | Pin name                        | Type | Input    |     |                | Output    |       |                  |    | Main function<br>(after reset) | Default<br>alternate<br>function | Alternate<br>function<br>after remap<br>[option bit] |
|------------|--------|--------|--------|--------|---------------------------------|------|----------|-----|----------------|-----------|-------|------------------|----|--------------------------------|----------------------------------|------------------------------------------------------|
| LQFP80     | LQFP64 | LQFP48 | LQFP44 | LQFP32 |                                 |      | floating | wpu | Ext. interrupt | High sink | Speed | OD               | PP |                                |                                  |                                                      |
| 69         | 55     | 39     | 35     | -      | PE1/I <sup>2</sup> C_SCL        | I/O  | X        |     | X              |           | O1    | T <sup>(3)</sup> |    | <b>Port E1</b>                 | I <sup>2</sup> C clock           |                                                      |
| 70         | 56     | 40     | 36     | -      | PE0/CLK_CCO                     | I/O  | X        | X   | X              | HS        | O3    | X                | X  | <b>Port E0</b>                 | Configurable<br>clock output     |                                                      |
| 71         | -      | -      | -      | -      | PI6                             | I/O  | X        | X   |                |           | O1    | X                | X  | <b>Port I6</b>                 |                                  |                                                      |
| 72         | -      | -      | -      | -      | PI7                             | I/O  | X        | X   |                |           | O1    | X                | X  | <b>Port I7</b>                 |                                  |                                                      |
| 73         | 57     | 41     | 37     | 25     | PD0/TIM3_CH2                    | I/O  | X        | X   | X              | HS        | O3    | X                | X  | <b>Port D0</b>                 | Timer 3 -<br>channel 2           | TIM1_BKIN<br>[AFR3]/<br>CLK_CCO<br>[AFR2]            |
| 74         | 58     | 42     | 38     | 26     | PD1/SWIM <sup>(4)</sup>         | I/O  | X        | X   | X              | HS        | O4    | X                | X  | <b>Port D1</b>                 | SWIM data<br>interface           |                                                      |
| 75         | 59     | 43     | 39     | 27     | PD2/TIM3_CH1                    | I/O  | X        | X   | X              | HS        | O3    | X                | X  | <b>Port D2</b>                 | Timer 3 -<br>channel 1           | TIM2_CH3<br>[AFR1]                                   |
| 76         | 60     | 44     | 40     | 28     | PD3/TIM2_CH2                    | I/O  | X        | X   | X              | HS        | O3    | X                | X  | <b>Port D3</b>                 | Timer 2 -<br>channel 2           | ADC_ETR<br>[AFR0]                                    |
| 77         | 61     | 45     | 41     | 29     | PD4/TIM2_CH1/B<br>EEP           | I/O  | X        | X   | X              | HS        | O3    | X                | X  | <b>Port D4</b>                 | Timer 2 -<br>channel 1           | BEEP output<br>[AFR7]                                |
| 78         | 62     | 46     | 42     | 30     | PD5/ UART3_TX                   | I/O  | X        | X   | X              |           | O1    | X                | X  | <b>Port D5</b>                 | UART3 data<br>transmit           |                                                      |
| 79         | 63     | 47     | 43     | 31     | PD6/<br>UART3_RX <sup>(1)</sup> | I/O  | X        | X   | X              |           | O1    | X                | X  | <b>Port D6</b>                 | UART3 data<br>receive            |                                                      |
| 80         | 64     | 48     | 44     | 32     | PD7/TLI                         | I/O  | X        | X   | X              |           | O1    | X                | X  | <b>Port D7</b>                 | Top level<br>interrupt           | TIM1_CH4<br>[AFR4] <sup>(5)</sup>                    |

1. The default state of UART1\_RX and UART3\_RX pins is controlled by the ROM bootloader. These pins are pulled up as part of the bootloader activation process and returned to the floating state before a return from the bootloader.
2. The beCAN interface is available on STM8S208xx devices only
3. In the open-drain output column, 'T' defines a true open-drain I/O (P-buffer, weak pull-up, and protection diode to V<sub>DD</sub> are not implemented).
4. The PD1 pin is in input pull-up during the reset phase and after the internal reset release.
5. Available in 44-pin package only. On other packages, the AFR4 bit is reserved and must be kept at 0.

## 5.2 Alternate function remapping

As shown in the rightmost column of the pin description table, some alternate functions can be remapped at different I/O ports by programming one of eight AFR (alternate function

[Table 7](#) lists the boundary addresses for each memory size. The top of the stack is at the RAM end address in each case.

**Table 7. Flash, Data EEPROM and RAM boundary addresses**

| Memory area          | Size (bytes) | Start address    | End address      |
|----------------------|--------------|------------------|------------------|
| Flash program memory | 128 K        | 0x00 8000        | 0x02 7FFF        |
|                      | 64 K         | 0x00 8000        | 0x01 7FFF        |
|                      | 32 K         | 0x00 8000        | 0x00 FFFF        |
| RAM                  | 6 K          | <b>0x00 0000</b> | 0x00 17FF        |
|                      | 4 K          | <b>0x00 0000</b> | 0x00 1000        |
|                      | 2 K          | <b>0x00 0000</b> | 0x00 07FF        |
| Data EEPROM          | 2048         | 0x00 4000        | <b>0x00 47FF</b> |
|                      | 1536         | 0x00 4000        | <b>0x00 45FF</b> |
|                      | 1024         | 0x00 4000        | <b>0x00 43FF</b> |

## 6.2 Register map

**Table 8. I/O port hardware register map**

| Address   | Block  | Register label | Register name                     | Reset status |
|-----------|--------|----------------|-----------------------------------|--------------|
| 0x00 5000 | Port A | PA_ODR         | Port A data output latch register | 0x00         |
| 0x00 5001 |        | PA_IDR         | Port A input pin value register   | 0x00         |
| 0x00 5002 |        | PA_DDR         | Port A data direction register    | 0x00         |
| 0x00 5003 |        | PA_CR1         | Port A control register 1         | 0x00         |
| 0x00 5004 |        | PA_CR2         | Port A control register 2         | 0x00         |
| 0x00 5005 | Port B | PB_ODR         | Port B data output latch register | 0x00         |
| 0x00 5006 |        | PB_IDR         | Port B input pin value register   | 0x00         |
| 0x00 5007 |        | PB_DDR         | Port B data direction register    | 0x00         |
| 0x00 5008 |        | PB_CR1         | Port B control register 1         | 0x00         |
| 0x00 5009 |        | PB_CR2         | Port B control register 2         | 0x00         |
| 0x00 500A | Port C | PC_ODR         | Port C data output latch register | 0x00         |
| 0x00 500B |        | PC_IDR         | Port C input pin value register   | 0x00         |
| 0x00 500C |        | PC_DDR         | Port C data direction register    | 0x00         |
| 0x00 500D |        | PC_CR1         | Port C control register 1         | 0x00         |
| 0x00 500E |        | PC_CR2         | Port C control register 2         | 0x00         |

Table 8. I/O port hardware register map (continued)

| Address   | Block  | Register label | Register name                     | Reset status |
|-----------|--------|----------------|-----------------------------------|--------------|
| 0x00 500F | Port D | PD_ODR         | Port D data output latch register | 0x00         |
| 0x00 5010 |        | PD_IDR         | Port D input pin value register   | 0x00         |
| 0x00 5011 |        | PD_DDR         | Port D data direction register    | 0x00         |
| 0x00 5012 |        | PD_CR1         | Port D control register 1         | 0x02         |
| 0x00 5013 |        | PD_CR2         | Port D control register 2         | 0x00         |
| 0x00 5014 | Port E | PE_ODR         | Port E data output latch register | 0x00         |
| 0x00 5015 |        | PE_IDR         | Port E input pin value register   | 0x00         |
| 0x00 5016 |        | PE_DDR         | Port E data direction register    | 0x00         |
| 0x00 5017 |        | PE_CR1         | Port E control register 1         | 0x00         |
| 0x00 5018 |        | PE_CR2         | Port E control register 2         | 0x00         |
| 0x00 5019 | Port F | PF_ODR         | Port F data output latch register | 0x00         |
| 0x00 501A |        | PF_IDR         | Port F input pin value register   | 0x00         |
| 0x00 501B |        | PF_DDR         | Port F data direction register    | 0x00         |
| 0x00 501C |        | PF_CR1         | Port F control register 1         | 0x00         |
| 0x00 501D |        | PF_CR2         | Port F control register 2         | 0x00         |
| 0x00 501E | Port G | PG_ODR         | Port G data output latch register | 0x00         |
| 0x00 501F |        | PG_IDR         | Port G input pin value register   | 0x00         |
| 0x00 5020 |        | PG_DDR         | Port G data direction register    | 0x00         |
| 0x00 5021 |        | PG_CR1         | Port G control register 1         | 0x00         |
| 0x00 5022 |        | PG_CR2         | Port G control register 2         | 0x00         |
| 0x00 5023 | Port H | PH_ODR         | Port H data output latch register | 0x00         |
| 0x00 5024 |        | PH_IDR         | Port H input pin value register   | 0x00         |
| 0x00 5025 |        | PH_DDR         | Port H data direction register    | 0x00         |
| 0x00 5026 |        | PH_CR1         | Port H control register 1         | 0x00         |
| 0x00 5027 |        | PH_CR2         | Port H control register 2         | 0x00         |
| 0x00 5028 | Port I | PI_ODR         | Port I data output latch register | 0x00         |
| 0x00 5029 |        | PI_IDR         | Port I input pin value register   | 0x00         |
| 0x00 502A |        | PI_DDR         | Port I data direction register    | 0x00         |
| 0x00 502B |        | PI_CR1         | Port I control register 1         | 0x00         |
| 0x00 502C |        | PI_CR2         | Port I control register 2         | 0x00         |

## 7 Interrupt vector mapping

Table 11. Interrupt mapping

| IRQ no.  | Source block     | Description                                      | Wakeup from Halt mode | Wakeup from Active-halt mode | Vector address            |
|----------|------------------|--------------------------------------------------|-----------------------|------------------------------|---------------------------|
|          | RESET            | Reset                                            | Yes                   | Yes                          | 0x00 8000                 |
|          | TRAP             | Software interrupt                               | -                     | -                            | 0x00 8004                 |
| 0        | TLI              | External top level interrupt                     | -                     | -                            | 0x00 8008                 |
| 1        | AWU              | Auto wake up from halt                           | -                     | Yes                          | 0x00 800C                 |
| 2        | CLK              | Clock controller                                 | -                     | -                            | 0x00 8010                 |
| 3        | EXTI0            | Port A external interrupts                       | Yes <sup>(1)</sup>    | Yes <sup>(1)</sup>           | 0x00 8014                 |
| 4        | EXTI1            | Port B external interrupts                       | Yes                   | Yes                          | 0x00 8018                 |
| 5        | EXTI2            | Port C external interrupts                       | Yes                   | Yes                          | 0x00 801C                 |
| 6        | EXTI3            | Port D external interrupts                       | Yes                   | Yes                          | 0x00 8020                 |
| 7        | EXTI4            | Port E external interrupts                       | Yes                   | Yes                          | 0x00 8024                 |
| 8        | beCAN            | beCAN RX interrupt                               | Yes                   | Yes                          | 0x00 8028                 |
| 9        | beCAN            | beCAN TX/ER/SC interrupt                         | -                     | -                            | 0x00 802C                 |
| 10       | SPI              | End of transfer                                  | Yes                   | Yes                          | 0x00 8030                 |
| 11       | TIM1             | TIM1 update/overflow/underflow/<br>trigger/break | -                     | -                            | 0x00 8034                 |
| 12       | TIM1             | TIM1 capture/compare                             | -                     | -                            | 0x00 8038                 |
| 13       | TIM2             | TIM2 update /overflow                            | -                     | -                            | 0x00 803C                 |
| 14       | TIM2             | TIM2 capture/compare                             | -                     | -                            | 0x00 8040                 |
| 15       | TIM3             | Update/overflow                                  | -                     | -                            | 0x00 8044                 |
| 16       | TIM3             | Capture/compare                                  | -                     | -                            | 0x00 8048                 |
| 17       | UART1            | Tx complete                                      | -                     | -                            | 0x00 804C                 |
| 18       | UART1            | Receive register DATA FULL                       | -                     | -                            | 0x00 8050                 |
| 19       | I <sup>2</sup> C | I <sup>2</sup> C interrupt                       | Yes                   | Yes                          | 0x00 8054                 |
| 20       | UART3            | Tx complete                                      | -                     | -                            | 0x00 8058                 |
| 21       | UART3            | Receive register DATA FULL                       | -                     | -                            | 0x00 805C                 |
| 22       | ADC2             | ADC2 end of conversion                           | -                     | -                            | 0x00 8060                 |
| 23       | TIM4             | TIM4 update/overflow                             | -                     | -                            | 0x00 8064                 |
| 24       | Flash            | EOP/WR_PG_DIS                                    | -                     | -                            | 0x00 8068                 |
| Reserved |                  |                                                  |                       |                              | 0x00 806C to<br>0x00 807C |

1. Except PA1

Table 13. Option byte description (continued)

| Option byte no. | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
|-----------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| OPTBL           | <p><b>BL[7:0]</b> <i>Bootloader option byte</i></p> <p>For STM8S products, this option is checked by the boot ROM code after reset. Depending on the content of addresses 0x487E, 0x487F, and 0x8000 (reset vector), the CPU jumps to the bootloader or to the reset vector. Refer to the UM0560 (STM8L/S bootloader manual) for more details.</p> <p>For STM8L products, the bootloader option bytes are on addresses 0XXXXX and 0XXXXX+1 (2 bytes). These option bytes control whether the bootloader is active or not. For more details, refer to the UM0560 (STM8L/S bootloader manual) for more details.</p> |



## 9 Unique ID

The devices feature a 96-bit unique device identifier which provides a reference number that is unique for any device and in any context. The 96 bits of the identifier can never be altered by the user.

The unique device identifier can be read in single bytes and may then be concatenated using a custom algorithm.

The unique device identifier is ideally suited:

- For use as serial numbers
- For use as security keys to increase the code security in the program memory while using and combining this unique ID with software cryptographic primitives and protocols before programming the internal memory.
- To activate secure boot processes

**Table 14. Unique ID registers (96 bits)**

| Address | Content description        | Unique ID bits |   |   |   |   |   |   |   |
|---------|----------------------------|----------------|---|---|---|---|---|---|---|
|         |                            | 7              | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0x48CD  | X co-ordinate on the wafer | U_ID[7:0]      |   |   |   |   |   |   |   |
| 0x48CE  |                            | U_ID[15:8]     |   |   |   |   |   |   |   |
| 0x48CF  | Y co-ordinate on the wafer | U_ID[23:16]    |   |   |   |   |   |   |   |
| 0x48D0  |                            | U_ID[31:24]    |   |   |   |   |   |   |   |
| 0x48D1  | Wafer number               | U_ID[39:32]    |   |   |   |   |   |   |   |
| 0x48D2  | Lot number                 | U_ID[47:40]    |   |   |   |   |   |   |   |
| 0x48D3  |                            | U_ID[55:48]    |   |   |   |   |   |   |   |
| 0x48D4  |                            | U_ID[63:56]    |   |   |   |   |   |   |   |
| 0x48D5  |                            | U_ID[71:64]    |   |   |   |   |   |   |   |
| 0x48D6  |                            | U_ID[79:72]    |   |   |   |   |   |   |   |
| 0x48D7  |                            | U_ID[87:80]    |   |   |   |   |   |   |   |
| 0x48D8  |                            | U_ID[95:88]    |   |   |   |   |   |   |   |

Table 16. Current characteristics

| Symbol                      | Ratings                                                                                                            | Max. <sup>(1)</sup> | Unit |
|-----------------------------|--------------------------------------------------------------------------------------------------------------------|---------------------|------|
| $I_{VDD}$                   | Total current into $V_{DD}$ power lines (source) <sup>(2)</sup>                                                    | 60                  | mA   |
| $I_{VSS}$                   | Total current out of $V_{SS}$ ground lines (sink) <sup>(2)</sup>                                                   | 60                  |      |
| $I_{IO}$                    | Output current sunk by any I/O and control pin                                                                     | 20                  |      |
|                             | Output current source by any I/Os and control pin                                                                  | 20                  |      |
| $\Sigma I_{IO}$             | Total output current sourced (sum of all I/O and control pins) for devices with two $V_{DDIO}$ pins <sup>(3)</sup> | 200                 |      |
|                             | Total output current sourced (sum of all I/O and control pins) for devices with one $V_{DDIO}$ pin <sup>(3)</sup>  | 100                 |      |
|                             | Total output current sunk (sum of all I/O and control pins) for devices with two $V_{SSIO}$ pins <sup>(3)</sup>    | 160                 |      |
|                             | Total output current sunk (sum of all I/O and control pins) for devices with one $V_{SSIO}$ pin <sup>(3)</sup>     | 80                  |      |
| $I_{INJ(PIN)}^{(4)(5)}$     | Injected current on NRST pin                                                                                       | $\pm 4$             |      |
|                             | Injected current on OSCIN pin                                                                                      | $\pm 4$             |      |
|                             | Injected current on any other pin <sup>(6)</sup>                                                                   | $\pm 4$             |      |
| $\Sigma I_{INJ(PIN)}^{(4)}$ | Total injected current (sum of all I/O and control pins) <sup>(6)</sup>                                            | $\pm 20$            |      |

1. Data based on characterization results, not tested in production.
2. All power ( $V_{DD}$ ,  $V_{DDIO}$ ,  $V_{DDA}$ ) and ground ( $V_{SS}$ ,  $V_{SSIO}$ ,  $V_{SSA}$ ) pins must always be connected to the external supply.
3. I/O pins used simultaneously for high current source/sink must be uniformly spaced around the package between the  $V_{DDIO}/V_{SSIO}$  pins.
4.  $I_{INJ(PIN)}$  must never be exceeded. This is implicitly insured if  $V_{IN}$  maximum is respected. If  $V_{IN}$  maximum cannot be respected, the injection current must be limited externally to the  $I_{INJ(PIN)}$  value. A positive injection is induced by  $V_{IN} > V_{DD}$  while a negative injection is induced by  $V_{IN} < V_{SS}$ . For true open-drain pads, there is no positive injection current, and the corresponding  $V_{IN}$  maximum must always be respected.
5. Negative injection disturbs the analog performance of the device. See note in [Section 10.3.10: 10-bit ADC characteristics on page 85](#).
6. When several inputs are submitted to a current injection, the maximum  $\Sigma I_{INJ(PIN)}$  is the absolute sum of the positive and negative injected currents (instantaneous values). These results are based on characterization with  $\Sigma I_{INJ(PIN)}$  maximum current injection on four I/O port pins of the device.

Table 17. Thermal characteristics

| Symbol    | Ratings                      | Value      | Unit |
|-----------|------------------------------|------------|------|
| $T_{STG}$ | Storage temperature range    | -65 to 150 | °C   |
| $T_J$     | Maximum junction temperature | 150        |      |

## Total current consumption in wait mode

Table 22. Total current consumption in wait mode at  $V_{DD} = 5\text{ V}$ 

| Symbol        | Parameter                   | Conditions                                                           |                                       | Typ  | Max <sup>(1)</sup> | Unit |
|---------------|-----------------------------|----------------------------------------------------------------------|---------------------------------------|------|--------------------|------|
| $I_{DD(WFI)}$ | Supply current in wait mode | $f_{CPU} = f_{MASTER} = 24\text{ MHz}$ ,<br>$T_A \leq 105\text{ °C}$ | HSE crystal osc. (24 MHz)             | 2.4  |                    | mA   |
|               |                             |                                                                      | HSE user ext. clock (24 MHz)          | 1.8  | 4.7                |      |
|               |                             | $f_{CPU} = f_{MASTER} = 16\text{ MHz}$                               | HSE crystal osc. (16 MHz)             | 2.0  |                    |      |
|               |                             |                                                                      | HSE user ext. clock (16 MHz)          | 1.4  | 4.4                |      |
|               |                             |                                                                      | HSI RC osc. (16 MHz)                  | 1.2  | 1.6                |      |
|               |                             | $f_{CPU} = f_{MASTER}/128 = 125\text{ kHz}$                          | HSI RC osc. (16 MHz)                  | 1.0  |                    |      |
|               |                             | $f_{CPU} = f_{MASTER}/128 = 15.625\text{ kHz}$                       | HSI RC osc. (16 MHz/8) <sup>(2)</sup> | 0.55 |                    |      |
|               |                             | $f_{CPU} = f_{MASTER} = 128\text{ kHz}$                              | LSI RC osc. (128 kHz)                 | 0.5  |                    |      |

1. Data based on characterization results, not tested in production.
2. Default clock configuration measured with all peripherals off.

Table 23. Total current consumption in wait mode at  $V_{DD} = 3.3\text{ V}$ 

| Symbol        | Parameter                   | Conditions                                                           |                                       | Typ  | Max <sup>(1)</sup> | Unit |
|---------------|-----------------------------|----------------------------------------------------------------------|---------------------------------------|------|--------------------|------|
| $I_{DD(WFI)}$ | Supply current in wait mode | $f_{CPU} = f_{MASTER} = 24\text{ MHz}$ ,<br>$T_A \leq 105\text{ °C}$ | HSE crystal osc. (24 MHz)             | 2.0  |                    | mA   |
|               |                             |                                                                      | HSE user ext. clock (24 MHz)          | 1.8  | 4.7                |      |
|               |                             | $f_{CPU} = f_{MASTER} = 16\text{ MHz}$                               | HSE crystal osc. (16 MHz)             | 1.6  |                    |      |
|               |                             |                                                                      | HSE user ext. clock (16 MHz)          | 1.4  | 4.4                |      |
|               |                             |                                                                      | HSI RC osc. (16 MHz)                  | 1.2  | 1.6                |      |
|               |                             | $f_{CPU} = f_{MASTER}/128 = 125\text{ kHz}$                          | HSI RC osc. (16 MHz)                  | 1.0  |                    |      |
|               |                             | $f_{CPU} = f_{MASTER}/128 = 15.625\text{ kHz}$                       | HSI RC osc. (16 MHz/8) <sup>(2)</sup> | 0.55 |                    |      |
|               |                             | $f_{CPU} = f_{MASTER}/128 = 15.625\text{ kHz}$                       | LSI RC osc. (128 kHz)                 | 0.5  |                    |      |

1. Data based on characterization results, not tested in production.
2. Default clock configuration measured with all peripherals off.

**Total current consumption and timing in forced reset state****Table 29. Total current consumption and timing in forced reset state**

| Symbol        | Parameter                                | Conditions              | Typ | Max <sup>(1)</sup> | Unit          |
|---------------|------------------------------------------|-------------------------|-----|--------------------|---------------|
| $I_{DD(R)}$   | Supply current in reset state            | $V_{DD} = 5\text{ V}$   | 1.6 |                    | mA            |
|               |                                          | $V_{DD} = 3.3\text{ V}$ | 0.8 |                    |               |
| $t_{RESETBL}$ | Reset release to bootloader vector fetch |                         |     | 150                | $\mu\text{s}$ |

1. Data guaranteed by design, not tested in production.

**Current consumption of on-chip peripherals**

Subject to general operating conditions for  $V_{DD}$  and  $T_A$ .

HSI internal RC/ $f_{CPU} = f_{MASTER} = 16\text{ MHz}$ .

**Table 30. Peripheral current consumption**

| Symbol          | Parameter                                          | Typ. | Unit          |
|-----------------|----------------------------------------------------|------|---------------|
| $I_{DD(TIM1)}$  | TIM1 supply current <sup>(1)</sup>                 | 220  | $\mu\text{A}$ |
| $I_{DD(TIM2)}$  | TIM2 supply current <sup>(1)</sup>                 | 120  |               |
| $I_{DD(TIM3)}$  | TIM3 timer supply current <sup>(1)</sup>           | 100  |               |
| $I_{DD(TIM4)}$  | TIM4 timer supply current <sup>(1)</sup>           | 25   |               |
| $I_{DD(UART1)}$ | UART1 supply current <sup>(2)</sup>                | 90   |               |
| $I_{DD(UART3)}$ | UART3 supply current <sup>(2)</sup>                | 110  |               |
| $I_{DD(SPI)}$   | SPI supply current <sup>(2)</sup>                  | 40   |               |
| $I_{DD(I^2C)}$  | I <sup>2</sup> C supply current <sup>(2)</sup>     | 50   |               |
| $I_{DD(CAN)}$   | beCAN supply current <sup>(2)</sup>                | 210  |               |
| $I_{DD(ADC2)}$  | ADC2 supply current when converting <sup>(3)</sup> | 1000 |               |

1. Data based on a differential  $I_{DD}$  measurement between reset configuration and timer counter running at 16 MHz. No IC/OC programmed (no I/O pads toggling). Not tested in production.
2. Data based on a differential  $I_{DD}$  measurement between the on-chip peripheral when kept under reset and not clocked and the on-chip peripheral when clocked and not kept under reset. No I/O pads toggling. Not tested in production.
3. Data based on a differential  $I_{DD}$  measurement between reset configuration and continuous A/D conversions. Not tested in production.

### 10.3.6 I/O port pin characteristics

#### General characteristics

Subject to general operating conditions for  $V_{DD}$  and  $T_A$  unless otherwise specified. All unused pins must be kept at a fixed voltage: using the output mode of the I/O for example or an external pull-up or pull-down resistor.

**Table 37. I/O static characteristics**

| Symbol               | Parameter                                      | Conditions                                  | Min                 | Typ | Max                      | Unit          |
|----------------------|------------------------------------------------|---------------------------------------------|---------------------|-----|--------------------------|---------------|
| $V_{IL}$             | Input low level voltage                        | $V_{DD} = 5\text{ V}$                       | -0.3                |     | $0.3 \times V_{DD}$      | V             |
| $V_{IH}$             | Input high level voltage                       |                                             | $0.7 \times V_{DD}$ |     | $V_{DD} + 0.3\text{ V}$  |               |
| $V_{hys}$            | Hysteresis <sup>(1)</sup>                      |                                             |                     | 700 |                          | mV            |
| $R_{pu}$             | Pull-up resistor                               | $V_{DD} = 5\text{ V}$ , $V_{IN} = V_{SS}$   | 30                  | 55  | 80                       | k $\Omega$    |
| $t_R$ , $t_F$        | Rise and fall time (10% - 90%)                 | Fast I/Os<br>Load = 50 pF                   |                     |     | 20 <sup>(2)</sup>        | ns            |
|                      |                                                | Standard and high sink I/Os<br>Load = 50 pF |                     |     | 125 <sup>(2)</sup>       |               |
|                      |                                                | Fast I/Os<br>Load = 20 pF                   |                     |     | 35 <sup>(3)</sup>        |               |
|                      |                                                | Standard and high sink I/Os<br>Load = 20 pF |                     |     | 125 <sup>(3)</sup>       |               |
| $I_{lkg}$            | Input leakage current, analog and digital      | $V_{SS} \leq V_{IN} \leq V_{DD}$            |                     |     | $\pm 1$                  | $\mu\text{A}$ |
| $I_{lkg\text{ ana}}$ | Analog input leakage current                   | $V_{SS} \leq V_{IN} \leq V_{DD}$            |                     |     | $\pm 250$ <sup>(2)</sup> | nA            |
| $I_{lkg(inj)}$       | Leakage current in adjacent I/O <sup>(2)</sup> | Injection current $\pm 4\text{ mA}$         |                     |     | $\pm 1$ <sup>(2)</sup>   | $\mu\text{A}$ |

1. Hysteresis voltage between Schmitt trigger switching levels. Based on characterization results, not tested in production.
2. Data based on characterization results, not tested in production.
3. Guaranteed by design.

Figure 20. Typical  $V_{IL}$  and  $V_{IH}$  vs  $V_{DD}$  @ 4 temperatures




Figure 21. Typical pull-up resistance vs  $V_{DD}$  @ 4 temperatures





Figure 22. Typical pull-up current vs  $V_{DD}$  @ 4 temperatures

1. The pull-up is a pure resistor (slope goes through 0).

Table 38. Output driving current (standard ports)

| Symbol   | Parameter                             | Conditions                                       | Min                | Max              | Unit |
|----------|---------------------------------------|--------------------------------------------------|--------------------|------------------|------|
| $V_{OL}$ | Output low level with 8 pins sunk     | $I_{IO} = 10\text{ mA}$ , $V_{DD} = 5\text{ V}$  |                    | 2                | V    |
|          | Output low level with 4 pins sunk     | $I_{IO} = 4\text{ mA}$ , $V_{DD} = 3.3\text{ V}$ |                    | 1 <sup>(1)</sup> |      |
| $V_{OH}$ | Output high level with 8 pins sourced | $I_{IO} = 10\text{ mA}$ , $V_{DD} = 5\text{ V}$  | 2.8                |                  | V    |
|          | Output high level with 4 pins sourced | $I_{IO} = 4\text{ mA}$ , $V_{DD} = 3.3\text{ V}$ | 2.1 <sup>(1)</sup> |                  |      |

1. Data based on characterization results, not tested in production

Table 39. Output driving current (true open drain ports)


| Symbol   | Parameter                         | Conditions                                        | Max                | Unit |
|----------|-----------------------------------|---------------------------------------------------|--------------------|------|
| $V_{OL}$ | Output low level with 2 pins sunk | $I_{IO} = 10\text{ mA}$ , $V_{DD} = 5\text{ V}$   | 1                  | V    |
|          |                                   | $I_{IO} = 10\text{ mA}$ , $V_{DD} = 3.3\text{ V}$ | 1.5 <sup>(1)</sup> |      |
|          |                                   | $I_{IO} = 20\text{ mA}$ , $V_{DD} = 5\text{ V}$   | 2 <sup>(1)</sup>   |      |

1. Data based on characterization results, not tested in production

Table 40. Output driving current (high sink ports)

| Symbol   | Parameter                             | Conditions                                        | Min                | Max                | Unit |
|----------|---------------------------------------|---------------------------------------------------|--------------------|--------------------|------|
| $V_{OL}$ | Output low level with 8 pins sunk     | $I_{IO} = 10\text{ mA}$ , $V_{DD} = 5\text{ V}$   |                    | 0.8                | V    |
|          | Output low level with 4 pins sunk     | $I_{IO} = 10\text{ mA}$ , $V_{DD} = 3.3\text{ V}$ |                    | 1 <sup>(1)</sup>   |      |
|          | Output low level with 4 pins sunk     | $I_{IO} = 20\text{ mA}$ , $V_{DD} = 5\text{ V}$   |                    | 1.5 <sup>(1)</sup> |      |
| $V_{OH}$ | Output high level with 8 pins sourced | $I_{IO} = 10\text{ mA}$ , $V_{DD} = 5\text{ V}$   | 4.0                |                    |      |
|          | Output high level with 4 pins sourced | $I_{IO} = 10\text{ mA}$ , $V_{DD} = 3.3\text{ V}$ | 2.1 <sup>(1)</sup> |                    |      |
|          | Output high level with 4 pins sourced | $I_{IO} = 20\text{ mA}$ , $V_{DD} = 5\text{ V}$   | 3.3 <sup>(1)</sup> |                    |      |

1. Data based on characterization results, not tested in production

Figure 39. SPI timing diagram - master mode<sup>(1)</sup>

1. Measurement points are done at CMOS levels: 0.3  $V_{DD}$  and 0.7  $V_{DD}$ .




## 11 Package characteristics

To meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at [www.st.com](http://www.st.com). ECOPACK® is an ST trademark.

## 11.1 Package information

### 11.1.1 LQFP80 package information

Figure 43. LQFP80 - 80-pin, 14 x 14 mm low-profile quad flat package outline



1. Drawing is not to scale.

Table 51. LQFP80 - 80-pin, 14 x 14 mm low-profile quad flat package mechanical data<sup>(1)</sup>


| Symbol | millimeters |       |       | inches |        |        |
|--------|-------------|-------|-------|--------|--------|--------|
|        | Min         | Typ   | Max   | Min    | Typ    | Max    |
| A      | -           | -     | 1.600 | -      | -      | 0.0630 |
| A1     | 0.050       | -     | 0.150 | 0.0020 | -      | 0.0059 |
| A2     | 1.350       | 1.400 | 1.450 | 0.0531 | 0.0551 | 0.0571 |
| b      | 0.220       | 0.320 | 0.380 | 0.0087 | 0.0126 | 0.0150 |
| c      | 0.090       | -     | 0.200 | 0.0035 | -      | 0.0079 |



**Table 56. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package mechanical data**

| Symbol | mm    |       |       | inches <sup>(1)</sup> |        |        |
|--------|-------|-------|-------|-----------------------|--------|--------|
|        | Min   | Typ   | Max   | Min                   | Typ    | Max    |
| A      | -     | -     | 1.600 | -                     | -      | 0.0630 |
| A1     | 0.050 | -     | 0.150 | 0.0020                | -      | 0.0059 |
| A2     | 1.350 | 1.400 | 1.450 | 0.0531                | 0.0551 | 0.0571 |
| b      | 0.300 | 0.370 | 0.450 | 0.0118                | 0.0146 | 0.0177 |
| c      | 0.090 | -     | 0.200 | 0.0035                | -      | 0.0079 |
| D      | 8.800 | 9.000 | 9.200 | 0.3465                | 0.3543 | 0.3622 |
| D1     | 6.800 | 7.000 | 7.200 | 0.2677                | 0.2756 | 0.2835 |
| D3     | -     | 5.600 | -     | -                     | 0.2205 | -      |
| E      | 8.800 | 9.000 | 9.200 | 0.3465                | 0.3543 | 0.3622 |
| E1     | 6.800 | 7.000 | 7.200 | 0.2677                | 0.2756 | 0.2835 |
| E3     | -     | 5.600 | -     | -                     | 0.2205 | -      |
| e      | -     | 0.800 | -     | -                     | 0.0315 | -      |
| L      | 0.450 | 0.600 | 0.750 | 0.0177                | 0.0236 | 0.0295 |
| L1     | -     | 1.000 | -     | -                     | 0.0394 | -      |
| k      | 0°    | 3.5°  | 7°    | 0°                    | 3.5°   | 7°     |
| ccc    | -     | -     | 0.100 | -                     | -      | 0.0039 |

1. Values in inches are converted from mm and rounded to four decimal places.

**Figure 57. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat recommended footprint**

1. Dimensions are expressed in millimeters.

## 14 Revision history

**Table 58. Document revision history**

| Date        | Revision | Changes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|-------------|----------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 23-May-2008 | 1        | Initial release.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| 05-Jun-2008 | 2        | Added part numbers on page 1 and in <a href="#">Table 2 on page 11</a> .<br>Updated <a href="#">Section 4: Product overview</a> .<br>Updated <a href="#">Section 10: Electrical characteristics</a> .                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
| 22-Jun-2008 | 3        | Added part numbers on page 1 and in <a href="#">Table 2 on page 11</a> .                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 12-Aug-2008 | 4        | Added 32 pin device pinout and ordering information.<br>Updated UBC option description in <a href="#">Table 13 on page 48</a> .<br>USART renamed UART1, LINUART renamed UART3.<br>Max. ADC frequency increased to 6 MHz.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 20-Oct-2008 | 5        | Removed STM8S207K4 part number.<br>Removed LQFP64 14 x 14 mm package.<br>Added medium and high density Flash memory categories.<br>Added <a href="#">Section 6: Memory and register map on page 34</a> .<br>Replaced beCAN3 by beCAN in <a href="#">Section 4.14.5: beCAN</a> .<br>Updated <a href="#">Section 10: Electrical characteristics on page 52</a> .<br>Updated LQFP44 ( <a href="#">Figure 53</a> and <a href="#">Table 55</a> ), and LQFP32 outline and mechanical data ( <a href="#">Figure 56</a> , and <a href="#">Table 56</a> ).                                                                                                                                                                                                                                                |
| 08-Dec-2008 | 6        | Changed $V_{DD}$ minimum value from 3.0 to 2.95 V.<br>Updated number of High Sink I/Os in pinout.<br>Removed FLASH_NFPR and FLASH_FPR registers in <a href="#">Table 9: General hardware register map</a> .                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| 30-Jan-2009 | 7        | Removed preliminary status.<br>Removed VQFN32 package.<br>Added STM8S207C6, STM8S207S6.<br>Updated external interrupts in <a href="#">Table 2 on page 11</a> .<br>Updated <a href="#">Section 10: Electrical characteristics</a> .                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| 10-Jul-2009 | 8        | Document status changed from "preliminary data" to "datasheet".<br>Added LQFP64 14 x 14 mm package.<br>Added STM8S207M8, STM8S207SB, STM8S208R8, STM8S208R6, STM8S208C8, and STM8S208C6, STM8S208SB, STM8S208S8, and STM8S208S6.<br>Replaced "CAN" with "beCAN".<br>Added <a href="#">Table 3</a> to <a href="#">Section 4.5: Clock controller</a> .<br>Updated <a href="#">Section 4.8: Auto wakeup counter</a> .<br>Added beCAN peripheral (impacting <a href="#">Table 1</a> and <a href="#">Figure 6</a> ).<br>Added footnote about CAN_RX/TX to pinout figures <a href="#">5</a> , <a href="#">4</a> , and <a href="#">6</a> .<br><a href="#">Table 6</a> : Removed 'X' from wpu column of I <sup>2</sup> C pins (no wpu available).<br>Added <a href="#">Table 11: Interrupt mapping</a> . |