



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                           |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                    |
| Core Processor             | STM8                                                                                                                                                      |
| Core Size                  | 8-Bit                                                                                                                                                     |
| Speed                      | 24MHz                                                                                                                                                     |
| Connectivity               | I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART                                                                                                           |
| Peripherals                | Brown-out Detect/Reset, POR, PWM, WDT                                                                                                                     |
| Number of I/O              | 34                                                                                                                                                        |
| Program Memory Size        | 128KB (128K x 8)                                                                                                                                          |
| Program Memory Type        | FLASH                                                                                                                                                     |
| EEPROM Size                | 2K x 8                                                                                                                                                    |
| RAM Size                   | 6K x 8                                                                                                                                                    |
| Voltage - Supply (Vcc/Vdd) | 2.95V ~ 5.5V                                                                                                                                              |
| Data Converters            | A/D 9x10b                                                                                                                                                 |
| Oscillator Type            | Internal                                                                                                                                                  |
| Operating Temperature      | -40°C ~ 125°C (TA)                                                                                                                                        |
| Mounting Type              | Surface Mount                                                                                                                                             |
| Package / Case             | 44-LQFP                                                                                                                                                   |
| Supplier Device Package    | 44-LQFP (10x10)                                                                                                                                           |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/stmicroelectronics/stm8s207sbt3c">https://www.e-xfl.com/product-detail/stmicroelectronics/stm8s207sbt3c</a> |

---

|           |                                          |            |
|-----------|------------------------------------------|------------|
| 11.1.5    | LQFP32 package information               | 105        |
| 11.2      | Thermal characteristics                  | 108        |
| 11.2.1    | Reference document                       | 108        |
| 11.2.2    | Selecting the product temperature range  | 109        |
| <b>12</b> | <b>STM8 development tools</b>            | <b>110</b> |
| 12.1      | Emulation and in-circuit debugging tools | 110        |
| 12.2      | Software tools                           | 111        |
| 12.2.1    | STM8 toolset                             | 111        |
| 12.2.2    | C and assembly toolchains                | 111        |
| 12.3      | Programming tools                        | 111        |
| <b>13</b> | <b>Ordering information</b>              | <b>112</b> |
| <b>14</b> | <b>Revision history</b>                  | <b>113</b> |

## 4.5 Clock controller

The clock controller distributes the system clock ( $f_{\text{MASTER}}$ ) coming from different oscillators to the core and the peripherals. It also manages clock gating for low power modes and ensures clock robustness.

### Features

- **Clock prescaler:** To get the best compromise between speed and current consumption the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler.
- **Safe clock switching:** Clock sources can be changed safely on the fly in run mode through a configuration register. The clock signal is not switched until the new clock source is ready. The design guarantees glitch-free switching.
- **Clock management:** To reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.
- **Master clock sources:** Four different clock sources can be used to drive the master clock:
  - 1-24 MHz high-speed external crystal (HSE)
  - Up to 24 MHz high-speed user-external clock (HSE user-ext)
  - 16 MHz high-speed internal RC oscillator (HSI)
  - 128 kHz low-speed internal RC (LSI)
- **Startup clock:** After reset, the microcontroller restarts by default with an internal 2 MHz clock (HSI/8). The prescaler ratio and clock source can be changed by the application program as soon as the code execution starts.
- **Clock security system (CSS):** This feature can be enabled by software. If an HSE clock failure occurs, the internal RC (16 MHz/8) is automatically selected by the CSS and an interrupt can optionally be generated.
- **Configurable main clock output (CCO):** This outputs an external clock for use by the application.

**Table 3. Peripheral clock gating bit assignments in CLK\_PCKENR1/2 registers**

| Bit     | Peripheral clock | Bit     | Peripheral clock | Bit     | Peripheral clock | Bit     | Peripheral clock |
|---------|------------------|---------|------------------|---------|------------------|---------|------------------|
| PCKEN17 | TIM1             | PCKEN13 | UART3            | PCKEN27 | beCAN            | PCKEN23 | ADC              |
| PCKEN16 | TIM3             | PCKEN12 | UART1            | PCKEN26 | Reserved         | PCKEN22 | AWU              |
| PCKEN15 | TIM2             | PCKEN11 | SPI              | PCKEN25 | Reserved         | PCKEN21 | Reserved         |
| PCKEN14 | TIM4             | PCKEN10 | I <sup>2</sup> C | PCKEN24 | Reserved         | PCKEN20 | Reserved         |

**Asynchronous communication (UART mode)**

- Full duplex communication - NRZ standard format (mark/space)
- Programmable transmit and receive baud rates up to 1 Mbit/s ( $f_{\text{CPU}}/16$ ) and capable of following any standard baud rate regardless of the input frequency
- Separate enable bits for transmitter and receiver
- Two receiver wakeup modes:
  - Address bit (MSB)
  - Idle line (interrupt)
- Transmission error detection with interrupt generation
- Parity control

**LIN master capability**

- Emission: Generates 13-bit sync break frame
- Reception: Detects 11-bit break frame


**LIN slave mode**

- Autonomous header handling - one single interrupt per valid message header
- Automatic baud rate synchronization - maximum tolerated initial clock deviation  $\pm 15\%$
- Sync delimiter checking
- 11-bit LIN sync break detection - break detection always active
- Parity check on the LIN identifier field
- LIN error management
- Hot plugging support

**4.14.3 SPI**

- Maximum speed: 10 Mbit/s ( $f_{\text{MASTER}}/2$ ) both for master and slave
- Full duplex synchronous transfers
- Simplex synchronous transfers on two lines with a possible bidirectional data line
- Master or slave operation - selectable by hardware or software
- CRC calculation
- 1 byte Tx and Rx buffer
- Slave/master selection input pin

## 5.1 Package pinouts



1. (HS) high sink capability.
2. (T) True open drain (P-buffer and protection diode to  $V_{DD}$  not implemented).
3. [ ] alternate function remapping option (If the same alternate function is shown twice, it indicates an exclusive choice not a duplication of the function).
4. CAN\_RX and CAN\_TX is available on STM8S208xx devices only.

Table 5. Legend/abbreviations for pinout table

|                                |                                                                                                                                                                                                       |                                                      |
|--------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------|
| Type                           | I= Input, O = Output, S = Power supply                                                                                                                                                                |                                                      |
| Level                          | Input                                                                                                                                                                                                 | CM = CMOS                                            |
|                                | Output                                                                                                                                                                                                | HS = High sink                                       |
| Output speed                   | O1 = Slow (up to 2 MHz)<br>O2 = Fast (up to 10 MHz)<br>O3 = Fast/slow programmability with slow as default state after reset<br>O4 = Fast/slow programmability with fast as default state after reset |                                                      |
| Port and control configuration | Input                                                                                                                                                                                                 | float = floating, wpu = weak pull-up                 |
|                                | Output                                                                                                                                                                                                | T = True open drain, OD = Open drain, PP = Push pull |
| Reset state                    | Bold <b>X</b> (pin state after internal reset release)<br>Unless otherwise specified, the pin state is the same during the reset phase and after the internal reset release.                          |                                                      |

Table 6. Pin description

| Pin number |        |        |        |        | Pin name            | Type | Input    |     |                | Output    |       |    |    | Main function<br>(after reset) | Default<br>alternate<br>function | Alternate<br>function<br>after remap<br>[option bit] |
|------------|--------|--------|--------|--------|---------------------|------|----------|-----|----------------|-----------|-------|----|----|--------------------------------|----------------------------------|------------------------------------------------------|
| LQFP80     | LQFP64 | LQFP48 | LQFP44 | LQFP32 |                     |      | floating | wpu | Ext. interrupt | High sink | Speed | OD | pp |                                |                                  |                                                      |
| 1          | 1      | 1      | 1      | 1      | NRST                | I/O  | <b>X</b> |     |                |           |       |    |    | Reset                          |                                  |                                                      |
| 2          | 2      | 2      | 2      | 2      | PA1/OSCIN           | I/O  | <b>X</b> | X   |                |           | O1    | X  | X  | Port A1                        | Resonator/<br>crystal in         |                                                      |
| 3          | 3      | 3      | 3      | 3      | PA2/OSCOU           | I/O  | <b>X</b> | X   | X              |           | O1    | X  | X  | Port A2                        | Resonator/<br>crystal out        |                                                      |
| 4          | 4      | 4      | 4      | -      | V <sub>SSIO_1</sub> | S    |          |     |                |           |       |    |    | I/O ground                     |                                  |                                                      |
| 5          | 5      | 5      | 5      | 4      | V <sub>SS</sub>     | S    |          |     |                |           |       |    |    | Digital ground                 |                                  |                                                      |
| 6          | 6      | 6      | 6      | 5      | VCAP                | S    |          |     |                |           |       |    |    | 1.8 V regulator capacitor      |                                  |                                                      |
| 7          | 7      | 7      | 7      | 6      | V <sub>DD</sub>     | S    |          |     |                |           |       |    |    | Digital power supply           |                                  |                                                      |
| 8          | 8      | 8      | 8      | 7      | V <sub>DDIO_1</sub> | S    |          |     |                |           |       |    |    | I/O power supply               |                                  |                                                      |
| 9          | 9      | 9      | -      | -      | PA3/TIM2_CH3        | I/O  | <b>X</b> | X   | X              |           | O1    | X  | X  | Port A3                        | Timer 2 -<br>channel3            | TIM3_CH1<br>[AFR1]                                   |
| 10         | 10     | 10     | 9      | -      | PA4/UART1_RX<br>(1) | I/O  | <b>X</b> | X   | X              | HS        | O3    | X  | X  | Port A4                        | UART1<br>receive                 |                                                      |
| 11         | 11     | 11     | 10     | -      | PA5/UART1_TX        | I/O  | <b>X</b> | X   | X              | HS        | O3    | X  | X  | Port A5                        | UART1<br>transmit                |                                                      |

Table 6. Pin description (continued)

| Pin number |        |        |        |        | Pin name                        | Type | Input    |     |                | Output    |       |                  |    | Main function<br>(after reset) | Default<br>alternate<br>function | Alternate<br>function<br>after remap<br>[option bit] |
|------------|--------|--------|--------|--------|---------------------------------|------|----------|-----|----------------|-----------|-------|------------------|----|--------------------------------|----------------------------------|------------------------------------------------------|
| LQFP80     | LQFP64 | LQFP48 | LQFP44 | LQFP32 |                                 |      | floating | wpu | Ext. interrupt | High sink | Speed | OD               | PP |                                |                                  |                                                      |
| 69         | 55     | 39     | 35     | -      | PE1/I <sup>2</sup> C_SCL        | I/O  | X        |     | X              |           | O1    | T <sup>(3)</sup> |    | Port E1                        | I <sup>2</sup> C clock           |                                                      |
| 70         | 56     | 40     | 36     | -      | PE0/CLK_CCO                     | I/O  | X        | X   | X              | HS        | O3    | X                | X  | Port E0                        | Configurable<br>clock output     |                                                      |
| 71         | -      | -      | -      | -      | PI6                             | I/O  | X        | X   |                |           | O1    | X                | X  | Port I6                        |                                  |                                                      |
| 72         | -      | -      | -      | -      | PI7                             | I/O  | X        | X   |                |           | O1    | X                | X  | Port I7                        |                                  |                                                      |
| 73         | 57     | 41     | 37     | 25     | PD0/TIM3_CH2                    | I/O  | X        | X   | X              | HS        | O3    | X                | X  | Port D0                        | Timer 3 -<br>channel 2           | TIM1_BKIN<br>[AFR3]/<br>CLK_CCO<br>[AFR2]            |
| 74         | 58     | 42     | 38     | 26     | PD1/SWIM <sup>(4)</sup>         | I/O  | X        | X   | X              | HS        | O4    | X                | X  | Port D1                        | SWIM data<br>interface           |                                                      |
| 75         | 59     | 43     | 39     | 27     | PD2/TIM3_CH1                    | I/O  | X        | X   | X              | HS        | O3    | X                | X  | Port D2                        | Timer 3 -<br>channel 1           | TIM2_CH3<br>[AFR1]                                   |
| 76         | 60     | 44     | 40     | 28     | PD3/TIM2_CH2                    | I/O  | X        | X   | X              | HS        | O3    | X                | X  | Port D3                        | Timer 2 -<br>channel 2           | ADC_ETR<br>[AFR0]                                    |
| 77         | 61     | 45     | 41     | 29     | PD4/TIM2_CH1/B<br>EEP           | I/O  | X        | X   | X              | HS        | O3    | X                | X  | Port D4                        | Timer 2 -<br>channel 1           | BEEP output<br>[AFR7]                                |
| 78         | 62     | 46     | 42     | 30     | PD5/ UART3_TX                   | I/O  | X        | X   | X              |           | O1    | X                | X  | Port D5                        | UART3 data<br>transmit           |                                                      |
| 79         | 63     | 47     | 43     | 31     | PD6/<br>UART3_RX <sup>(1)</sup> | I/O  | X        | X   | X              |           | O1    | X                | X  | Port D6                        | UART3 data<br>receive            |                                                      |
| 80         | 64     | 48     | 44     | 32     | PD7/TLI                         | I/O  | X        | X   | X              |           | O1    | X                | X  | Port D7                        | Top level<br>interrupt           | TIM1_CH4<br>[AFR4] <sup>(5)</sup>                    |

1. The default state of UART1\_RX and UART3\_RX pins is controlled by the ROM bootloader. These pins are pulled up as part of the bootloader activation process and returned to the floating state before a return from the bootloader.
2. The beCAN interface is available on STM8S208xx devices only
3. In the open-drain output column, 'T' defines a true open-drain I/O (P-buffer, weak pull-up, and protection diode to V<sub>DD</sub> are not implemented).
4. The PD1 pin is in input pull-up during the reset phase and after the internal reset release.
5. Available in 44-pin package only. On other packages, the AFR4 bit is reserved and must be kept at 0.

## 5.2 Alternate function remapping

As shown in the rightmost column of the pin description table, some alternate functions can be remapped at different I/O ports by programming one of eight AFR (alternate function

remap) option bits. Refer to [Section 8: Option bytes on page 47](#). When the remapping option is active, the default alternate function is no longer available.

To use an alternate function, the corresponding peripheral must be enabled in the peripheral registers.

Alternate function remapping does not effect GPIO capabilities of the I/O ports (see the GPIO section of the family reference manual, RM0016).

Table 8. I/O port hardware register map (continued)

| Address   | Block  | Register label | Register name                     | Reset status |
|-----------|--------|----------------|-----------------------------------|--------------|
| 0x00 500F | Port D | PD_ODR         | Port D data output latch register | 0x00         |
| 0x00 5010 |        | PD_IDR         | Port D input pin value register   | 0x00         |
| 0x00 5011 |        | PD_DDR         | Port D data direction register    | 0x00         |
| 0x00 5012 |        | PD_CR1         | Port D control register 1         | 0x02         |
| 0x00 5013 |        | PD_CR2         | Port D control register 2         | 0x00         |
| 0x00 5014 | Port E | PE_ODR         | Port E data output latch register | 0x00         |
| 0x00 5015 |        | PE_IDR         | Port E input pin value register   | 0x00         |
| 0x00 5016 |        | PE_DDR         | Port E data direction register    | 0x00         |
| 0x00 5017 |        | PE_CR1         | Port E control register 1         | 0x00         |
| 0x00 5018 |        | PE_CR2         | Port E control register 2         | 0x00         |
| 0x00 5019 | Port F | PF_ODR         | Port F data output latch register | 0x00         |
| 0x00 501A |        | PF_IDR         | Port F input pin value register   | 0x00         |
| 0x00 501B |        | PF_DDR         | Port F data direction register    | 0x00         |
| 0x00 501C |        | PF_CR1         | Port F control register 1         | 0x00         |
| 0x00 501D |        | PF_CR2         | Port F control register 2         | 0x00         |
| 0x00 501E | Port G | PG_ODR         | Port G data output latch register | 0x00         |
| 0x00 501F |        | PG_IDR         | Port G input pin value register   | 0x00         |
| 0x00 5020 |        | PG_DDR         | Port G data direction register    | 0x00         |
| 0x00 5021 |        | PG_CR1         | Port G control register 1         | 0x00         |
| 0x00 5022 |        | PG_CR2         | Port G control register 2         | 0x00         |
| 0x00 5023 | Port H | PH_ODR         | Port H data output latch register | 0x00         |
| 0x00 5024 |        | PH_IDR         | Port H input pin value register   | 0x00         |
| 0x00 5025 |        | PH_DDR         | Port H data direction register    | 0x00         |
| 0x00 5026 |        | PH_CR1         | Port H control register 1         | 0x00         |
| 0x00 5027 |        | PH_CR2         | Port H control register 2         | 0x00         |
| 0x00 5028 | Port I | PI_ODR         | Port I data output latch register | 0x00         |
| 0x00 5029 |        | PI_IDR         | Port I input pin value register   | 0x00         |
| 0x00 502A |        | PI_DDR         | Port I data direction register    | 0x00         |
| 0x00 502B |        | PI_CR1         | Port I control register 1         | 0x00         |
| 0x00 502C |        | PI_CR2         | Port I control register 2         | 0x00         |

## 8 Option bytes

Option bytes contain configurations for device hardware features as well as the memory protection of the device. They are stored in a dedicated block of the memory. Except for the ROP (read-out protection) byte, each option byte has to be stored twice, in a regular form (OPTx) and a complemented one (NOPTx) for redundancy.

Option bytes can be modified in ICP mode (via SWIM) by accessing the EEPROM address shown in [Table 12: Option bytes](#) below. Option bytes can also be modified 'on the fly' by the application in IAP mode, except the ROP option that can only be modified in ICP mode (via SWIM).

Refer to the STM8S Flash programming manual (PM0051) and STM8 SWIM communication protocol and debug module user manual (UM0470) for information on SWIM programming procedures.

**Table 12. Option bytes**

| Addr. | Option name                        | Option byte no. | Option bits  |       |       |       |          |            |          |             | Factory default setting |
|-------|------------------------------------|-----------------|--------------|-------|-------|-------|----------|------------|----------|-------------|-------------------------|
|       |                                    |                 | 7            | 6     | 5     | 4     | 3        | 2          | 1        | 0           |                         |
| 4800h | Read-out protection (ROP)          | OPT0            | ROP[7:0]     |       |       |       |          |            |          |             | 00h                     |
| 4801h | User boot code (UBC)               | OPT1            | UBC[7:0]     |       |       |       |          |            |          |             | 00h                     |
| 4802h |                                    | NOPT1           | NUBC[7:0]    |       |       |       |          |            |          |             | FFh                     |
| 4803h | Alternate function remapping (AFR) | OPT2            | AFR7         | AFR6  | AFR5  | AFR4  | AFR3     | AFR2       | AFR1     | AFR0        | 00h                     |
| 4804h |                                    | NOPT2           | NAFR7        | NAFR6 | NAFR5 | NAFR4 | NAFR3    | NAFR2      | NAFR1    | NAFR0       | FFh                     |
| 4805h | Watchdog option                    | OPT3            | Reserved     |       |       |       | LSI_EN   | IWDG_HW    | WWDG_HW  | WWDG_HALT   | 00h                     |
| 4806h |                                    | NOPT3           | Reserved     |       |       |       | NLSI_EN  | NIWDG_HW   | NWWDG_HW | NWWDG_HALT  | FFh                     |
| 4807h | Clock option                       | OPT4            | Reserved     |       |       |       | EXT_CLK  | CKAWU_SEL  | PRS_C1   | PRS_C0      | 00h                     |
| 4808h |                                    | NOPT4           | Reserved     |       |       |       | NEXT_CLK | NCKAWU_SEL | NPR_SC1  | NPR_SC0     | FFh                     |
| 4809h | HSE clock startup                  | OPT5            | HSECNT[7:0]  |       |       |       |          |            |          |             | 00h                     |
| 480Ah |                                    | NOPT5           | NHSECNT[7:0] |       |       |       |          |            |          |             | FFh                     |
| 480Bh | Reserved                           | OPT6            | Reserved     |       |       |       |          |            |          |             | 00h                     |
| 480Ch |                                    | NOPT6           | Reserved     |       |       |       |          |            |          |             | FFh                     |
| 480Dh | Flash wait states                  | OPT7            | Reserved     |       |       |       |          |            |          | Wait state  | 00h                     |
| 480Eh |                                    | NOPT7           | Reserved     |       |       |       |          |            |          | Nwait state | FFh                     |
| 487Eh | Bootloader                         | OPTBL           | BL[7:0]      |       |       |       |          |            |          |             | 00h                     |
| 487Fh |                                    | NOPTBL          | NBL[7:0]     |       |       |       |          |            |          |             | FFh                     |

Table 13. Option byte description (continued)

| Option byte no. | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
|-----------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| OPTBL           | <p><b>BL[7:0]</b> <i>Bootloader option byte</i></p> <p>For STM8S products, this option is checked by the boot ROM code after reset. Depending on the content of addresses 0x487E, 0x487F, and 0x8000 (reset vector), the CPU jumps to the bootloader or to the reset vector. Refer to the UM0560 (STM8L/S bootloader manual) for more details.</p> <p>For STM8L products, the bootloader option bytes are on addresses 0XXXXX and 0XXXXX+1 (2 bytes). These option bytes control whether the bootloader is active or not. For more details, refer to the UM0560 (STM8L/S bootloader manual) for more details.</p> |

## 9 Unique ID

The devices feature a 96-bit unique device identifier which provides a reference number that is unique for any device and in any context. The 96 bits of the identifier can never be altered by the user.

The unique device identifier can be read in single bytes and may then be concatenated using a custom algorithm.

The unique device identifier is ideally suited:

- For use as serial numbers
- For use as security keys to increase the code security in the program memory while using and combining this unique ID with software cryptographic primitives and protocols before programming the internal memory.
- To activate secure boot processes

**Table 14. Unique ID registers (96 bits)**

| Address | Content description        | Unique ID bits |   |   |   |   |   |   |   |
|---------|----------------------------|----------------|---|---|---|---|---|---|---|
|         |                            | 7              | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0x48CD  | X co-ordinate on the wafer | U_ID[7:0]      |   |   |   |   |   |   |   |
| 0x48CE  |                            | U_ID[15:8]     |   |   |   |   |   |   |   |
| 0x48CF  | Y co-ordinate on the wafer | U_ID[23:16]    |   |   |   |   |   |   |   |
| 0x48D0  |                            | U_ID[31:24]    |   |   |   |   |   |   |   |
| 0x48D1  | Wafer number               | U_ID[39:32]    |   |   |   |   |   |   |   |
| 0x48D2  | Lot number                 | U_ID[47:40]    |   |   |   |   |   |   |   |
| 0x48D3  |                            | U_ID[55:48]    |   |   |   |   |   |   |   |
| 0x48D4  |                            | U_ID[63:56]    |   |   |   |   |   |   |   |
| 0x48D5  |                            | U_ID[71:64]    |   |   |   |   |   |   |   |
| 0x48D6  |                            | U_ID[79:72]    |   |   |   |   |   |   |   |
| 0x48D7  |                            | U_ID[87:80]    |   |   |   |   |   |   |   |
| 0x48D8  |                            | U_ID[95:88]    |   |   |   |   |   |   |   |

Table 21. Total current consumption with code execution in run mode at  $V_{DD} = 3.3\text{ V}$ 

| Symbol        | Parameter                                            | Conditions                                                           |                                       | Typ  | Max <sup>(1)</sup> | Unit |
|---------------|------------------------------------------------------|----------------------------------------------------------------------|---------------------------------------|------|--------------------|------|
| $I_{DD(RUN)}$ | Supply current in run mode, code executed from RAM   | $f_{CPU} = f_{MASTER} = 24\text{ MHz}$ ,<br>$T_A \leq 105\text{ °C}$ | HSE crystal osc. (24 MHz)             | 4.0  |                    | mA   |
|               |                                                      |                                                                      | HSE user ext. clock (24 MHz)          | 3.7  | 7.3                |      |
|               |                                                      | $f_{CPU} = f_{MASTER} = 16\text{ MHz}$                               | HSE crystal osc. (16 MHz)             | 2.9  |                    |      |
|               |                                                      |                                                                      | HSE user ext. clock (16 MHz)          | 2.7  | 5.8                |      |
|               |                                                      |                                                                      | HSI RC osc. (16 MHz)                  | 2.5  | 3.4                |      |
|               |                                                      | $f_{CPU} = f_{MASTER}/128 = 125\text{ kHz}$                          | HSE user ext. clock (16 MHz)          | 1.2  | 4.1                |      |
|               |                                                      |                                                                      | HSI RC osc. (16 MHz)                  | 1.0  | 1.3                |      |
|               |                                                      | $f_{CPU} = f_{MASTER}/128 = 15.625\text{ kHz}$                       | HSI RC osc. (16MHz/8)                 | 0.55 |                    |      |
|               | Supply current in run mode, code executed from Flash | $f_{CPU} = f_{MASTER} = 128\text{ kHz}$                              | LSI RC osc. (128 kHz)                 | 0.45 |                    |      |
|               |                                                      | $f_{CPU} = f_{MASTER} = 24\text{ MHz}$ ,<br>$T_A \leq 105\text{ °C}$ | HSE crystal osc. (24 MHz)             | 11.0 |                    |      |
|               |                                                      |                                                                      | HSE user ext. clock (24 MHz)          | 10.8 | 18.0               |      |
|               |                                                      | $f_{CPU} = f_{MASTER} = 16\text{ MHz}$                               | HSE crystal osc. (16 MHz)             | 8.4  |                    |      |
|               |                                                      |                                                                      | HSE user ext. clock (16 MHz)          | 8.2  | 15.2               |      |
|               |                                                      |                                                                      | HSI RC osc. (16 MHz)                  | 8.1  | 13.2               |      |
|               |                                                      | $f_{CPU} = f_{MASTER} = 2\text{ MHz}$ .                              | HSI RC osc. (16 MHz/8) <sup>(2)</sup> | 1.5  |                    |      |
|               |                                                      | $f_{CPU} = f_{MASTER}/128 = 125\text{ kHz}$                          | HSI RC osc. (16 MHz)                  | 1.1  |                    |      |
|               |                                                      | $f_{CPU} = f_{MASTER}/128 = 15.625\text{ kHz}$                       | HSI RC osc. (16 MHz/8)                | 0.6  |                    |      |
|               |                                                      | $f_{CPU} = f_{MASTER} = 128\text{ kHz}$                              | LSI RC osc. (128 kHz)                 | 0.55 |                    |      |

1. Data based on characterization results, not tested in production.

2. Default clock configuration.

10.3.9 I<sup>2</sup>C interface characteristicsTable 43. I<sup>2</sup>C characteristics

| Symbol                                     | Parameter                               | Standard mode I <sup>2</sup> C |                    | Fast mode I <sup>2</sup> C <sup>(1)</sup> |                    | Unit |
|--------------------------------------------|-----------------------------------------|--------------------------------|--------------------|-------------------------------------------|--------------------|------|
|                                            |                                         | Min <sup>(2)</sup>             | Max <sup>(2)</sup> | Min <sup>(2)</sup>                        | Max <sup>(2)</sup> |      |
| t <sub>w(SCLL)</sub>                       | SCL clock low time                      | 4.7                            |                    | 1.3                                       |                    | μs   |
| t <sub>w(SCLH)</sub>                       | SCL clock high time                     | 4.0                            |                    | 0.6                                       |                    |      |
| t <sub>su(SDA)</sub>                       | SDA setup time                          | 250                            |                    | 100                                       |                    | ns   |
| t <sub>h(SDA)</sub>                        | SDA data hold time                      | 0 <sup>(3)</sup>               |                    | 0 <sup>(4)</sup>                          | 900 <sup>(3)</sup> |      |
| t <sub>r(SDA)</sub><br>t <sub>r(SCL)</sub> | SDA and SCL rise time                   |                                | 1000               |                                           | 300                |      |
| t <sub>f(SDA)</sub><br>t <sub>f(SCL)</sub> | SDA and SCL fall time                   |                                | 300                |                                           | 300                |      |
| t <sub>h(STA)</sub>                        | START condition hold time               | 4.0                            |                    | 0.6                                       |                    | μs   |
| t <sub>su(STA)</sub>                       | Repeated START condition setup time     | 4.7                            |                    | 0.6                                       |                    |      |
| t <sub>su(STO)</sub>                       | STOP condition setup time               | 4.0                            |                    | 0.6                                       |                    | μs   |
| t <sub>w(STO:STA)</sub>                    | STOP to START condition time (bus free) | 4.7                            |                    | 1.3                                       |                    | μs   |
| C <sub>b</sub>                             | Capacitive load for each bus line       |                                | 400                |                                           | 400                | pF   |

1. f<sub>MASTER</sub>, must be at least 8 MHz to achieve max fast I<sup>2</sup>C speed (400kHz)
2. Data based on standard I<sup>2</sup>C protocol requirement, not tested in production
3. The maximum hold time of the start condition has only to be met if the interface does not stretch the low time
4. The device must internally provide a hold time of at least 300 ns for the SDA signal in order to bridge the undefined region of the falling edge of SCL

### 10.3.10 10-bit ADC characteristics

Subject to general operating conditions for  $V_{DDA}$ ,  $f_{MASTER}$ , and  $T_A$  unless otherwise specified.

**Table 44. ADC characteristics**

| Symbol                        | Parameter                                                          | Conditions                                                      | Min                 | Typ | Max                | Unit               |
|-------------------------------|--------------------------------------------------------------------|-----------------------------------------------------------------|---------------------|-----|--------------------|--------------------|
| f <sub>ADC</sub>              | ADC clock frequency                                                | V <sub>DDA</sub> = 3 to 5.5 V                                   | 1                   |     | 4                  | MHz                |
|                               |                                                                    | V <sub>DDA</sub> = 4.5 to 5.5 V                                 | 1                   |     | 6                  |                    |
| V <sub>DDA</sub>              | Analog supply                                                      |                                                                 | 3                   |     | 5.5                | V                  |
| V <sub>REF+</sub>             | Positive reference voltage                                         |                                                                 | 2.75 <sup>(1)</sup> |     | V <sub>DDA</sub>   | V                  |
| V <sub>REF-</sub>             | Negative reference voltage                                         |                                                                 | V <sub>SSA</sub>    |     | 0.5 <sup>(1)</sup> | V                  |
| V <sub>AIN</sub>              | Conversion voltage range <sup>(2)</sup>                            |                                                                 | V <sub>SSA</sub>    |     | V <sub>DDA</sub>   | V                  |
|                               |                                                                    | Devices with external V <sub>REF+</sub> /V <sub>REF-</sub> pins | V <sub>REF-</sub>   |     | V <sub>REF+</sub>  | V                  |
| C <sub>ADC</sub>              | Internal sample and hold capacitor                                 |                                                                 |                     | 3   |                    | pF                 |
| t <sub>S</sub> <sup>(2)</sup> | Sampling time                                                      | f <sub>ADC</sub> = 4 MHz                                        | 0.75                |     |                    | μs                 |
|                               |                                                                    | f <sub>ADC</sub> = 6 MHz                                        | 0.5                 |     |                    |                    |
| t <sub>STAB</sub>             | Wakeup time from standby                                           |                                                                 |                     | 7   |                    | μs                 |
| t <sub>CONV</sub>             | Total conversion time (including sampling time, 10-bit resolution) | f <sub>ADC</sub> = 4 MHz                                        | 3.5                 |     |                    | μs                 |
|                               |                                                                    | f <sub>ADC</sub> = 6 MHz                                        | 2.33                |     |                    | μs                 |
|                               |                                                                    |                                                                 | 14                  |     |                    | 1/f <sub>ADC</sub> |


1. Data guaranteed by design, not tested in production.

2. During the sample time the input capacitance  $C_{AIN}$  (3 pF max) can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within  $t_S$ . After the end of the sample time  $t_S$ , changes of the analog input voltage have no effect on the conversion result. Values for the sample clock  $t_S$  depend on programming.

## 11.1 Package information

### 11.1.1 LQFP80 package information

Figure 43. LQFP80 - 80-pin, 14 x 14 mm low-profile quad flat package outline



1. Drawing is not to scale.

Table 51. LQFP80 - 80-pin, 14 x 14 mm low-profile quad flat package mechanical data<sup>(1)</sup>

| Symbol | millimeters |       |       | inches |        |        |
|--------|-------------|-------|-------|--------|--------|--------|
|        | Min         | Typ   | Max   | Min    | Typ    | Max    |
| A      | -           | -     | 1.600 | -      | -      | 0.0630 |
| A1     | 0.050       | -     | 0.150 | 0.0020 | -      | 0.0059 |
| A2     | 1.350       | 1.400 | 1.450 | 0.0531 | 0.0551 | 0.0571 |
| b      | 0.220       | 0.320 | 0.380 | 0.0087 | 0.0126 | 0.0150 |
| c      | 0.090       | -     | 0.200 | 0.0035 | -      | 0.0079 |

### 11.1.2 LQFP64 package information

Figure 46. LQFP64 - 64-pin 14 mm x 14 mm low-profile quad flat package outline





Table 52. LQFP64 - 64-pin, 14 x 14 mm low-profile quad flat package mechanical data

| Symbol | mm     |        |        | inches <sup>(1)</sup> |        |        |
|--------|--------|--------|--------|-----------------------|--------|--------|
|        | Min    | Typ    | Max    | Min                   | Typ    | Max    |
| A      |        |        | 1.600  |                       |        | 0.0630 |
| A1     | 0.050  |        | 0.150  | 0.0020                |        | 0.0059 |
| A2     | 1.350  | 1.400  | 1.450  | 0.0531                | 0.0551 | 0.0571 |
| b      | 0.300  | 0.370  | 0.450  | 0.0118                | 0.0146 | 0.0177 |
| C      | 0.090  |        | 0.200  | 0.0035                |        | 0.0079 |
| D      | 15.800 | 16.000 | 16.200 | 0.6220                | 0.6299 | 0.6378 |
| D1     | 13.800 | 14.000 | 14.200 | 0.5433                | 0.5512 | 0.5591 |
| D3     |        | 12.000 |        |                       | 0.4724 |        |
| E      | 15.800 | 16.000 | 16.200 | 0.6220                | 0.6299 | 0.6378 |
| E1     | 13.800 | 14.000 | 14.200 | 0.5433                | 0.5512 | 0.5591 |
| E3     |        | 12.000 |        |                       | 0.4724 |        |
| e      |        | 0.800  |        |                       | 0.0315 |        |
| L      | 0.450  | 0.600  | 0.750  | 0.0177                | 0.0236 | 0.0295 |
| L1     |        | 1.000  |        |                       | 0.0394 |        |

**Table 53. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package mechanical data (continued)**


| Symbol | mm    |        |       | inches <sup>(1)</sup> |        |        |
|--------|-------|--------|-------|-----------------------|--------|--------|
|        | Min   | Typ    | Max   | Min                   | Typ    | Max    |
| D      | -     | 12.000 | -     | -                     | 0.4724 | -      |
| D1     | -     | 10.000 | -     | -                     | 0.3937 | -      |
| D3     | -     | 7.500  | -     | -                     | 0.2953 | -      |
| E      | -     | 12.000 | -     | -                     | 0.4724 | -      |
| E1     | -     | 10.000 | -     | -                     | 0.3937 | -      |
| E3     | -     | 7.500  | -     | -                     | 0.2953 | -      |
| e      | -     | 0.500  | -     | -                     | 0.0197 | -      |
| θ      | 0°    | 3.5°   | 7°    | 0°                    | 3.5°   | 7°     |
| L      | 0.450 | 0.600  | 0.750 | 0.0177                | 0.0236 | 0.0295 |
| L1     | -     | 1.000  | -     | -                     | 0.0394 | -      |
| ccc    | -     | -      | 0.080 | -                     | -      | 0.0031 |

1. Values in inches are converted from mm and rounded to four decimal places.

**Figure 48. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat recommended footprint**

### 11.1.3 LQFP48 package information

**Figure 50. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package outline**



**Table 54. LQFP48 - 48-pin, 7x 7 mm low-profile quad flat package mechanical**


| Symbol | mm    |       |       | inches <sup>(1)</sup> |        |        |
|--------|-------|-------|-------|-----------------------|--------|--------|
|        | Min   | Typ   | Max   | Min                   | Typ    | Max    |
| A      | -     | -     | 1.600 | -                     | -      | 0.0630 |
| A1     | 0.050 | -     | 0.150 | 0.0020                | -      | 0.0059 |
| A2     | 1.350 | 1.400 | 1.450 | 0.0531                | 0.0551 | 0.0571 |
| b      | 0.170 | 0.220 | 0.270 | 0.0067                | 0.0087 | 0.0106 |
| c      | 0.090 | -     | 0.200 | 0.0035                | -      | 0.0079 |
| D      | 8.800 | 9.000 | 9.200 | 0.3465                | 0.3543 | 0.3622 |
| D1     | 6.800 | 7.000 | 7.200 | 0.2677                | 0.2756 | 0.2835 |
| D3     | -     | 5.500 | -     | -                     | 0.2165 | -      |
| E      | 8.800 | 9.000 | 9.200 | 0.3465                | 0.3543 | 0.3622 |

**Table 54. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package mechanical (continued)**

| Symbol | mm    |       |       | inches <sup>(1)</sup> |        |        |
|--------|-------|-------|-------|-----------------------|--------|--------|
|        | Min   | Typ   | Max   | Min                   | Typ    | Max    |
| E1     | 6.800 | 7.000 | 7.200 | 0.2677                | 0.2756 | 0.2835 |
| E3     | -     | 5.500 | -     | -                     | 0.2165 | -      |
| e      | -     | 0.500 | -     | -                     | 0.0197 | -      |
| L      | 0.450 | 0.600 | 0.750 | 0.0177                | 0.0236 | 0.0295 |
| L1     | -     | 1.000 | -     | -                     | 0.0394 | -      |
| k      | 0°    | 3.5°  | 7°    | 0°                    | 3.5°   | 7°     |
| ccc    | -     | -     | 0.080 | -                     | -      | 0.0031 |

1. Values in inches are converted from mm and rounded to four decimal places.

**Figure 51. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat recommended footprint**



1. Dimensions are expressed in millimeters.

## 11.2 Thermal characteristics

The maximum chip junction temperature ( $T_{Jmax}$ ) must never exceed the values given in [Table 18: General operating conditions on page 56](#).

The maximum chip-junction temperature,  $T_{Jmax}$ , in degrees Celsius, may be calculated using the following equation:

$$T_{Jmax} = T_{Amax} + (P_{Dmax} \times \Theta_{JA})$$

Where:

- $T_{Amax}$  is the maximum ambient temperature in °C
- $\Theta_{JA}$  is the package junction-to-ambient thermal resistance in °C/W
- $P_{Dmax}$  is the sum of  $P_{INTmax}$  and  $P_{I/Omax}$  ( $P_{Dmax} = P_{INTmax} + P_{I/Omax}$ )
- $P_{INTmax}$  is the product of  $I_{DD}$  and  $V_{DD}$ , expressed in Watts. This is the maximum chip internal power.
- $P_{I/Omax}$  represents the maximum power dissipation on output pins, where:  
 $P_{I/Omax} = \Sigma (V_{OL} \cdot I_{OL}) + \Sigma ((V_{DD} - V_{OH}) \cdot I_{OH})$ , and taking account of the actual  $V_{OL}/I_{OL}$  and  $V_{OH}/I_{OH}$  of the I/Os at low and high level in the application.

**Table 57. Thermal characteristics<sup>(1)</sup>**

| Symbol        | Parameter                                                   | Value | Unit |
|---------------|-------------------------------------------------------------|-------|------|
| $\Theta_{JA}$ | Thermal resistance junction-ambient<br>LQFP 80 - 14 x 14 mm | 38    | °C/W |
| $\Theta_{JA}$ | Thermal resistance junction-ambient<br>LQFP 64 - 14 x 14 mm | 45    | °C/W |
| $\Theta_{JA}$ | Thermal resistance junction-ambient<br>LQFP 64 - 10 x 10 mm | 46    | °C/W |
| $\Theta_{JA}$ | Thermal resistance junction-ambient<br>LQFP 48 - 7 x 7 mm   | 57    | °C/W |
| $\Theta_{JA}$ | Thermal resistance junction-ambient<br>LQFP 44 - 10 x 10 mm | 54    | °C/W |
| $\Theta_{JA}$ | Thermal resistance junction-ambient<br>LQFP 32 - 7 x 7 mm   | 60    | °C/W |

1. Thermal resistances are based on JEDEC JESD51-2 with 4-layer PCB in a natural convection environment.

### 11.2.1 Reference document

JESD51-2 integrated circuits thermal test method environment conditions - natural convection (still air). Available from [www.jedec.org](http://www.jedec.org).