E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	STM8
Core Size	8-Bit
Speed	24MHz
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	52
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	2.95V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	•
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm8s208rbt6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Figure 49.	LQFP64 marking example (package top view)9	8
Figure 50.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package outline)9
Figure 51.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat recommended footprint	0
Figure 52.	LQFP48 marking example (package top view)10)1
Figure 53.	LQFP44 - 44-pin, 10 x 10 mm low-profile quad flat package outline)2
Figure 54.	LQFP44 - 44-pin, 10 x 10 mm low-profile quad flat recommended footprint)4
Figure 55.	LQFP44 marking example (package top view)10)4
Figure 56.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package outline)5
Figure 57.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat recommended footprint)6
Figure 58.	LQFP32 marking example (package top view)10)7
Figure 59.	STM8S207xx/208xx performance line ordering information scheme ⁽¹⁾	2



Asynchronous communication (UART mode)

- Full duplex communication NRZ standard format (mark/space)
- Programmable transmit and receive baud rates up to 1 Mbit/s (f_{CPU}/16) and capable of following any standard baud rate regardless of the input frequency
- Separate enable bits for transmitter and receiver
 - Two receiver wakeup modes:
 - Address bit (MSB)
 - Idle line (interrupt)
- Transmission error detection with interrupt generation
- Parity control

LIN master capability

- Emission: Generates 13-bit sync break frame
- Reception: Detects 11-bit break frame

LIN slave mode

- Autonomous header handling one single interrupt per valid message header
- Automatic baud rate synchronization maximum tolerated initial clock deviation ±15%
- Sync delimiter checking
- 11-bit LIN sync break detection break detection always active
- Parity check on the LIN identifier field
- LIN error management
- Hot plugging support

4.14.3 SPI

- Maximum speed: 10 Mbit/s (f_{MASTER}/2) both for master and slave
- Full duplex synchronous transfers
- Simplex synchronous transfers on two lines with a possible bidirectional data line
- Master or slave operation selectable by hardware or software
- CRC calculation
- 1 byte Tx and Rx buffer
- Slave/master selection input pin



4.14.4 I²C

- I²C master features:
 - Clock generation
 - Start and stop generation
 - I²C slave features:
 - Programmable I²C address detection
 - Stop bit detection
- Generation and detection of 7-bit/10-bit addressing and general call
 - Supports different communication speeds:
 - Standard speed (up to 100 kHz)
 - Fast speed (up to 400 kHz)

4.14.5 beCAN

The beCAN controller (basic enhanced CAN), interfaces the CAN network and supports the CAN protocol version 2.0A and B. It has been designed to manage a high number of incoming messages efficiently with a minimum CPU load.

For safety-critical applications the beCAN controller provides all hardware functions to support the CAN time triggered communication option (TTCAN).

The maximum transmission speed is 1 Mbit.

Transmission

- Three transmit mailboxes
- Configurable transmit priority by identifier or order request
- Time stamp on SOF transmission

Reception

- 8-, 11- and 29-bit ID
- One receive FIFO (3 messages deep)
- Software-efficient mailbox mapping at a unique address space
- FMI (filter match index) stored with message
- Configurable FIFO overrun
- Time stamp on SOF reception
- Six filter banks, 2 x 32 bytes (scalable to 4 x 16-bit) each, enabling various masking configurations, such as 12 filters for 29-bit ID or 48 filters for 11-bit ID
- Filtering modes:
 - Mask mode permitting ID range filtering
 - ID list mode
- Time triggered communication option
 - Disable automatic retransmission mode
 - 16-bit free running timer
 - Configurable timer resolution
 - Time stamp sent in last two data bytes





1. (HS) high sink capability.

2. (T) True open drain (P-buffer and protection diode to V_{DD} not implemented).

3. [] alternate function remapping option (If the same alternate function is shown twice, it indicates an exclusive choice not a duplication of the function).

4. CAN_RX and CAN_TX is available on STM8S208xx devices only.







1. (HS) high sink capability.

2. (T) True open drain (P-buffer and protection diode to V_{DD} not implemented).

[] alternate function remapping option (If the same alternate function is shown twice, it indicates an exclusive choice not a duplication of the function).

4. CAN_RX and CAN_TX is available on STM8S208xx devices only.







1. (HS) high sink capability.

2. [] alternate function remapping option (If the same alternate function is shown twice, it indicates an exclusive choice not a duplication of the function).



	Pin	num	ıber					Inpu	t		Out	put				
LQFP80	LQFP64	LQFP48	LQFP44	LQFP32	Pin name	Type	floating	ndw	Ext. interrupt	High sink	Speed	QO	dd	Main function (after reset)	Default alternate function	Alternate function after remap [option bit]
69	55	39	35	-	PE1/I ² C_SCL	I/O	<u>X</u>		Х		01	T ⁽³⁾		Port E1	I ² C clock	
70	56	40	36	-	PE0/CLK_CCO	I/O	<u>x</u>	Х	Х	НS	О3	х	х	Port E0	Configurable clock output	
71	-	-	-	-	PI6	I/O	<u>X</u>	Х			01	Х	Х	Port I6		
72	-	-	-	-	PI7	I/O	<u>X</u>	Х			01	Х	Х	Port I7		
73	57	41	37	25	PD0/TIM3_CH2	I/O	<u>x</u>	х	х	HS	О3	х	х	Port D0	Timer 3 - channel 2	TIM1_BKIN [AFR3]/ CLK_CCO [AFR2]
74	58	42	38	26	PD1/SWIM ⁽⁴⁾	I/O	х	<u>x</u>	Х	HS	04	х	х	Port D1	SWIM data interface	
75	59	43	39	27	PD2/TIM3_CH1	I/O	<u>x</u>	х	Х	HS	O3	х	х	Port D2	Timer 3 - channel 1	TIM2_CH3 [AFR1]
76	60	44	40	28	PD3/TIM2_CH2	I/O	<u>x</u>	х	Х	HS	О3	х	х	Port D3	Timer 2 - channel 2	ADC_ETR [AFR0]
77	61	45	41	29	PD4/TIM2_CH1/B EEP	I/O	<u>x</u>	х	Х	нs	О3	х	х	Port D4	Timer 2 - channel 1	BEEP output [AFR7]
78	62	46	42	30	PD5/ UART3_TX	I/O	<u>x</u>	х	х		01	х	х	Port D5	UART3 data transmit	
79	63	47	43	31	PD6/ UART3_RX ⁽¹⁾	I/O	<u>x</u>	х	х		01	х	х	Port D6	UART3 data receive	
80	64	48	44	32	PD7/TLI	I/O	<u>x</u>	х	х		01	Х	х	Port D7	Top level interrupt	TIM1_CH4 [AFR4] ⁽⁵⁾

Table 6.	Pin	descri	ption ((continued)	
		400011		ooninaoa)	

1. The default state of UART1_RX and UART3_RX pins is controlled by the ROM bootloader. These pins are pulled up as part of the bootloader activation process and returned to the floating state before a return from the bootloader.

2. The beCAN interface is available on STM8S208xx devices only

3. In the open-drain output column, 'T' defines a true open-drain I/O (P-buffer, weak pull-up, and protection diode to V_{DD} are not implemented).

4. The PD1 pin is in input pull-up during the reset phase and after the internal reset release.

5. Available in 44-pin package only. On other packages, the AFR4 bit is reserved and must be kept at 0.

5.2 Alternate function remapping

As shown in the rightmost column of the pin description table, some alternate functions can be remapped at different I/O ports by programming one of eight AFR (alternate function



Symbol	Ratings	Max. ⁽¹⁾	Unit
I _{VDD}	Total current into V _{DD} power lines (source) ⁽²⁾	60	
I _{VSS}	Total current out of V_{SS} ground lines (sink) ⁽²⁾	60	
1	Output current sunk by any I/O and control pin	20	
١O	Output current source by any I/Os and control pin	20	
	Total output current sourced (sum of all I/O and control pins) for devices with two $\rm V_{DDIO}\ pins^{(3)}$	200	
	Total output current sourced (sum of all I/O and control pins) for devices with one $V_{DDIO}\rm{pin}^{(3)}$	100	m۸
210	Total output current sunk (sum of all I/O and control pins) for devices with two $\rm V_{SSIO}pins^{(3)}$	160	ШA
	Total output current sunk (sum of all I/O and control pins) for devices with one $\rm V_{SSIO}pin^{(3)}$	80	
	Injected current on NRST pin	±4	
I _{INJ(PIN)} ⁽⁴⁾⁽⁵⁾	Injected current on OSCIN pin	±4	
	Injected current on any other pin ⁽⁶⁾	±4	
$\Sigma I_{\rm INJ(PIN)}^{(4)}$	Total injected current (sum of all I/O and control pins) ⁽⁶⁾	±20	

Table 16. Current characteristics

1. Data based on characterization results, not tested in production.

- 2. All power (V_{DD}, V_{DDIO}, V_{DDA}) and ground (V_{SS}, V_{SSIO}, V_{SSA}) pins must always be connected to the external supply.
- 3. I/O pins used simultaneously for high current source/sink must be uniformly spaced around the package between the V_{DDIO}/V_{SSIO} pins.
- 4. I_{INJ(PIN)} must never be exceeded. This is implicitly insured if V_{IN} maximum is respected. If V_{IN} maximum cannot be respected, the injection current must be limited externally to the I_{INJ(PIN)} value. A positive injection is induced by V_{IN}>V_{DD} while a negative injection is induced by V_{IN}<V_{SS}. For true open-drain pads, there is no positive injection current, and the corresponding V_{IN} maximum must always be respected
- 5. Negative injection disturbs the analog performance of the device. See note in Section 10.3.10: 10-bit ADC characteristics on page 85.
- 6. When several inputs are submitted to a current injection, the maximum Σl_{INJ(PIN)} is the absolute sum of the positive and negative injected currents (instantaneous values). These results are based on characterization with Σl_{INJ(PIN)} maximum current injection on four I/O port pins of the device.

Symbol	Ratings	Value	Unit
T _{STG}	Storage temperature range	-65 to 150	ŝ
TJ	Maximum junction temperature	150	0

Table 17. Thermal characteristics



10.3.2 Supply current characteristics

The current consumption is measured as described in *Figure 9 on page 52*.

Total current consumption in run mode

The MCU is placed under the following conditions:

- All I/O pins in input mode with a static value at $V_{DD} \, \text{or} \, V_{SS}$ (no load)
- All peripherals are disabled (clock stopped by Peripheral Clock Gating registers) except if explicitly mentioned.
- When the MCU is clocked at 24 MHz, $T_A \le 105$ °C and the WAITSTATE option bit is set.

Subject to general operating conditions for V_{DD} and T_A .

Symbol	Parameter	Condit	Тур	Max	Unit	
		f _{CPU} = f _{MASTER} = 24 MHz,	HSE crystal osc. (24 MHz)	4.4		
		$T_A \leq 105 \ ^{\circ}C$	HSE user ext. clock (24 MHz)	3.7	7.3 ⁽¹⁾	
			HSE crystal osc. (16 MHz)	3.3		
	Supply current in	f _{CPU} = f _{MASTER} = 16 MHz	HSE user ext. clock (16 MHz)	2.7	5.8	
	run mode,		HSI RC osc. (16 MHz)	2.5	3.4	
	code executed	f _ f /129 _ 125 kHz	HSE user ext. clock (16 MHz)	1.2	4.1 ⁽¹⁾	
	from RAM	$1_{CPU} = 1_{MASTER}/120 = 123$ KHz	HSI RC osc. (16 MHz)	1.0	1.3 ⁽¹⁾	
		f _{CPU} = f _{MASTER} /128 = 15.625 kHz	HSI RC osc. (16 MHz/8)	0.55		
1		f _{CPU} = f _{MASTER} = 128 kHz	LSI RC osc. (128 kHz)	0.45		m۸
'DD(RUN)		f _{CPU} = f _{MASTER} = 24 MHz,	HSE crystal osc. (24 MHz)	11.4		ΠA
		$T_A \leq 105 \ ^{\circ}C$	HSE user ext. clock (24 MHz)	10.8	18 ⁽¹⁾	
			HSE crystal osc. (16 MHz)	9.0		
	Supply current in	f _{CPU} = f _{MASTER} = 16 MHz	HSE user ext. clock (16 MHz)	8.2	15.2 ⁽¹⁾	-
	run mode,		HSI RC osc.(16 MHz)	8.1	13.2 ⁽¹⁾	
	code executed	f _{CPU} = f _{MASTER} = 2 MHz.	HSI RC osc. (16 MHz/8) ⁽²⁾	1.5		
	from Flash	f _{CPU} = f _{MASTER} /128 = 125 kHz	HSI RC osc. (16 MHz)	1.1		
		f _{CPU} = f _{MASTER} /128 = 15.625 kHz	HSI RC osc. (16 MHz/8)	0.6		
		f _{CPU} = f _{MASTER} = 128 kHz	LSI RC osc. (128 kHz)	0.55		

Table 20. Total current consumption with code execution in run mode at V_{DD} = 5 V

1. Data based on characterization results, not tested in production.

2. Default clock configuration measured with all peripherals off.



10.3.6 I/O port pin characteristics

General characteristics

Subject to general operating conditions for V_{DD} and T_A unless otherwise specified. All unused pins must be kept at a fixed voltage: using the output mode of the I/O for example or an external pull-up or pull-down resistor.

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
V _{IL}	Input low level voltage		-0.3		0.3 x V _{DD}	V
V _{IH}	Input high level voltage	V _{DD} = 5 V	0.7 x V _{DD}		V _{DD} + 0.3 V	v
V _{hys}	Hysteresis ⁽¹⁾			700		mV
R _{pu}	Pull-up resistor	V_{DD} = 5 V, V_{IN} = V_{SS}	30	55	80	kΩ
	Rise and fall time (10% - 90%)	Fast I/Os Load = 50 pF			20 ⁽²⁾	
		Standard and high sink I/Os Load = 50 pF			125 ⁽²⁾	
ι _R , ι _F		Fast I/Os Load = 20 pF			35 ⁽³⁾	115
		Standard and high sink I/Os Load = 20 pF			125 ⁽³⁾	
I _{lkg}	Input leakage current, analog and digital	$V_{SS} \leq V_{IN} \leq V_{DD}$			±1	μA
I _{lkg ana}	Analog input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$			±250 ⁽²⁾	nA
I _{lkg(inj)}	Leakage current in adjacent I/O ⁽²⁾	Injection current ±4 mA			±1 ⁽²⁾	μΑ

Table 37.	I/O	static	characteristics
-----------	-----	--------	-----------------

1. Hysteresis voltage between Schmitt trigger switching levels. Based on characterization results, not tested in production.

2. Data based on characterization results, not tested in production.

3. Guaranteed by design.











1. Measurement points are done at CMOS levels: 0.3 V_{DD} and 0.7 V_{DD}



Device marking

The following figure shows the marking for the LQFP64 package.



Figure 49. LQFP64 marking example (package top view)

 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.



(00111111001)							
Cumb al		mm		inches ⁽¹⁾			
Бутрої	Min	Тур	Max	Min	Тур	Max	
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835	
E3	-	5.500	-	-	0.2165	-	
е	-	0.500	-	-	0.0197	-	
L	0.450	0.600	0.750	0.0177	0.0236	0.0295	
L1	-	1.000	-	-	0.0394	-	
k	0°	3.5°	7°	0°	3.5°	7°	
CCC	-	-	0.080	-	-	0.0031	

Table 54. LQFP48 - 48-pin, 7x 7 mm low-profile quad flat package mechanical(continued)

1. Values in inches are converted from mm and rounded to four decimal places.





1. Dimensions are expressed in millimeters.



11.1.5 LQFP32 package information

Figure 56. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package outline





DocID14733 Rev 13

Device marking

The following figure shows the marking for the LQFP32 package.



Figure 58. LQFP32 marking example (package top view)

Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity. 1.



11.2 Thermal characteristics

The maximum chip junction temperature (T_{Jmax}) must never exceed the values given in *Table 18: General operating conditions on page 56.*

The maximum chip-junction temperature, T_{Jmax} , in degrees Celsius, may be calculated using the following equation:

 $T_{Jmax} = T_{Amax} + (P_{Dmax} \times \Theta_{JA})$

Where:

- T_{Amax} is the maximum ambient temperature in °C
- Θ_{JA} is the package junction-to-ambient thermal resistance in ° C/W
- P_{Dmax} is the sum of P_{INTmax} and P_{I/Omax} (P_{Dmax} = P_{INTmax} + P_{I/Omax})
- P_{INTmax} is the product of I_{DD} and V_{DD}, expressed in Watts. This is the maximum chip internal power.
- $P_{I/Omax}$ represents the maximum power dissipation on output pins, where: $P_{I/Omax} = \Sigma (V_{OL}*I_{OL}) + \Sigma ((V_{DD}-V_{OH})*I_{OH})$, and taking account of the actual V_{OL}/I_{OL} and V_{OH}/I_{OH} of the I/Os at low and high level in the application.

Symbol	Parameter	Value	Unit
Θ_{JA}	Thermal resistance junction-ambient LQFP 80 - 14 x 14 mm	38	°C/W
Θ_{JA}	Thermal resistance junction-ambient LQFP 64 - 14 x 14 mm	45	°C/W
Θ_{JA}	Thermal resistance junction-ambient LQFP 64 - 10 x 10 mm	46	°C/W
Θ_{JA}	Thermal resistance junction-ambient LQFP 48 - 7 x 7 mm	57	°C/W
Θ_{JA}	Thermal resistance junction-ambient LQFP 44 - 10 x 10 mm	54	°C/W
Θ_{JA}	Thermal resistance junction-ambient LQFP 32 - 7 x 7 mm	60	°C/W

Table 57. Thermal characteristics	Table 57.	Thermal	characteristics ⁽¹)
-----------------------------------	-----------	---------	-------------------------------	---

1. Thermal resistances are based on JEDEC JESD51-2 with 4-layer PCB in a natural convection environment.

11.2.1 Reference document

JESD51-2 integrated circuits thermal test method environment conditions - natural convection (still air). Available from www.jedec.org.

12 STM8 development tools

Development tools for the STM8 microcontrollers include the full-featured STice emulation system supported by a complete software tool package including C compiler, assembler and integrated development environment with high-level language debugger. In addition, the STM8 is to be supported by a complete range of tools including starter kits, evaluation boards and a low-cost in-circuit debugger/programmer.

12.1 Emulation and in-circuit debugging tools

The STice emulation system offers a complete range of emulation and in-circuit debugging features on a platform that is designed for versatility and cost-effectiveness. In addition, STM8 application development is supported by a low-cost in-circuit debugger/programmer.

The STice is the fourth generation of full featured emulators from STMicroelectronics. It offers new advanced debugging capabilities including profiling and coverage to help detect and eliminate bottlenecks in application execution and dead code when fine tuning an application.

In addition, STice offers in-circuit debugging and programming of STM8 microcontrollers via the STM8 single wire interface module (SWIM), which allows non-intrusive debugging of an application while it runs on the target microcontroller.

For improved cost effectiveness, STice is based on a modular design that allows you to order exactly what you need to meet the development requirements and to adapt the emulation system to support existing and future ST microcontrollers.

STice key features

- Occurrence and time profiling and code coverage (new features)
- Advanced breakpoints with up to 4 levels of conditions
- Data breakpoints
- Program and data trace recording up to 128 KB records
- Read/write on the fly of memory during emulation
- In-circuit debugging/programming via SWIM protocol
- 8-bit probe analyzer
- 1 input and 2 output triggers
- Power supply follower managing application voltages between 1.62 to 5.5 V
- Modularity that allows you to specify the components you need to meet the development requirements and adapt to future requirements
- Supported by free software tools that include integrated development environment (IDE), programming software interface and assembler for STM8.



Date	Revision	Changes
10-Jul-2009	8 cont'd	Section 10: Electrical characteristics: Added data for TBD values; updated Table 15: Voltage characteristics and Table 18: General operating conditions; updated VCAP specifications in Table 18 and in Section 10.3.1: VCAP external capacitor, updated Figure 18; replaced Figure 19; updated Table 35: RAM and hardware registers; updated Figure 22 and Figure 35; added Figure 40: Typical application with I2C bus and timing diagram. Removed Table 56: Junction temperature range. Added link between ordering information Figure 59 and STM8S20xx features Table 2.
13-Apr-2010	9	Document status changed from "preliminary data" to "datasheet". Table 2: STM8S20xxx performance line features: high sink I/O for STM8S207C8 is 16 (not 13). Table 3: Peripheral clock gating bit assignments in $CLK_PCKENR1/2$ registers: updated bit positions for TIM2 and TIM3. Figure 5: LQFP 48-pin pinout: added CAN_TX and CAN_RX to pins 35 and 36; noted that these pins are available only in STM8S208xx devices. Figure 7: LQFP 32-pin pinout: replaced uart2 with uart3. Table 6: Pin description: added footnotes concerning beCAN availability and UART1_RX and UART3_RX pins. Table 13: Option byte description: added description of STM8L bootloader option bytes to the option byte description table. Added Section 9: Unique ID (and listed this attribute in Features). Section 10.3: Operating conditions: replaced "C _{EXT} " with "VCAP" and added data for ESR and ESL; removed "low power dissipation" condition for T _A . Table 26: Total current consumption in halt mode at VDD = 5 V: replaced max value of I _{DD(H)} at 85 °C from 30 µA to 35 µA for the condition "Flash in power-down mode, HSI clock after wakeup". Table 33: HSI oscillator characteristics: updated the ACC _{HSI} factory calibrated values. Functional EMS (electromagnetic susceptibility) and Table 47: replaced "IEC 1000" with "IEC 61000". Electromagnetic interference (EMI) and Table 48: replaced "SAE J1752/3" with "IEC 61967-2".

Table 58. Document revision history (continued)



Date	Revision	Changes
14-Sep-2010	10	Added part number STM8S208M8 to <i>Table 1: Device summary</i> . Updated "reset state" of <i>Table 5: Legend/abbreviations for pinout table</i> . Added footnote <i>4</i> to <i>Table 6: Pin description</i> . <i>Table 9: General hardware register map</i> : standardized all reset state values; updated the reset state values of RST_SR, CLK_SWCR, CLK_HSITRIMR, CLK_SWIMCCR, IWDG_KR, and ADC_DRx registers; added the reset values of the CAN paged registers. <i>Figure 36: Recommended reset pin protection</i> : replaced 0.01 µF with 0.1 µF. <i>Figure 40: Typical application with I2C bus and timing diagram</i> : $t_{w(SCKH)}, t_{w(SCKL)}, t_{r(SCK)}, and t_{f(SCK)}$ replaced by $t_{w(SCLH)}, t_{w(SCLL)}, t_{w(SCLL)}$
22-Mar-2011	11	Table 1: Device summary: added STM8S207K8. Table 2: STM8S20xxx performance line features: added STM8S207K8 device and changed the RAM value of all other devices to 6 Kbytes. Figure 5, Figure 4, Figure 5, and Figure 7: removed TIM1_CH4 from pins 80, 64, 48, and 32 respectively. Table 6: Pin description: updated note 3 and added note 5. Table 9: General hardware register map: removed I2C_PECR register. Section 10.3.7: Reset pin characteristics: added text regarding the rest network.
10-Feb-2012	12	 Figure 1: STM8S20xxx block diagram: updated POR/PDR and BOR; updated LINUART input; added legend. Table 18: General operating conditions: updated V_{CAP}. Table 26: Total current consumption in halt mode at VDD = 5 V: updated title, modified existing max column, and added new max column (at 125 °C) with data. Table 37: I/O static characteristics: added new condition and new max values for rise and fall time; added footnote 3; updated Typ and max pull-up resistor values. Section 10.3.7: Reset pin characteristics: updated cross reference in text below Figure 35 Table 41: NRST pin characteristics: updated Typ and max values of the NRST pull-up resistor.



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics – All rights reserved



DocID14733 Rev 13