

#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-A8
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	800MHz
Co-Processors/DSP	Multimedia; NEON <sup>™</sup> SIMD
RAM Controllers	LPDDR, DDR2
Graphics Acceleration	No
Display & Interface Controllers	Keypad, LCD
Ethernet	10/100Mbps (1)
SATA	-
USB	USB 2.0 (3), USB 2.0 + PHY (1)
Voltage - I/O	1.2V, 1.875V, 2.775V, 3.0V
Operating Temperature	-20°C ~ 85°C (TC)
Security Features	ARM TZ, Boot Security, Cryptography, RTIC, Secure Fusebox, Secure JTAG, Secure Memory, Secure RTC
Package / Case	529-LFBGA
Supplier Device Package	529-BGA (19x19)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mcimx512djm8c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### Features

Block Mnemonic	Block Name	Subsystem	Brief Description
EMI	External Memory Interface	Connectivity Peripherals	<ul> <li>The EMI is an external and internal memory interface. It performs arbitration between multi-AXI masters to multi-memory controllers, divided into four major channels: fast memories (Mobile DDR, DDR2) channel, slow memories (NOR-FLASH/PSRAM/NAND-FLASH and so on) channel, internal memory (RAM, ROM) channel and graphical memory (GMEM) Channel.</li> <li>In order to increase the bandwidth performance, the EMI separates the buffering and the arbitration between different channels so parallel accesses can occur. By separating the channels, slow accesses do not interfere with fast accesses. EMI features:</li> <li>64-bit and 32-bit AXI ports</li> <li>Enhanced arbitration scheme for fast channel, including dynamic master priority, and taking into account which pages are open or closed and what type (Read or Write) was the last access</li> <li>Flexible bank interleaving</li> <li>Supports 16/32-bit Mobile DDR up to 200 MHz SDCLK (mDDR400)</li> <li>Supports 16/32-bit (Non-Mobile) DDR2 up to 200 MHz SDCLK (DDR2-400)</li> <li>Supports 16-bit (in muxed mode only) PSRAM memories (sync and async operating modes), at slow frequency, for debugging purposes</li> <li>Supports 4/8-ECC, page sizes of 512 Bytes, 2 Kbytes and 4 Kbytes</li> <li>NAND-Flash (including MLC)</li> <li>Multiple chip selects</li> <li>Enhanced Mobile DDR memory controller, supporting access latency hiding</li> <li>Supports Samsung OneNAND<sup>TM</sup> (only in muxed I/O mode)</li> </ul>
EPIT-1 EPIT-2	Enhanced Periodic Interrupt Timer	Timer Peripherals	Each EPIT is a 32-bit "set and forget" timer that starts counting after the EPIT is enabled by software. It is capable of providing precise interrupts at regular intervals with minimal processor intervention. It has a 12-bit prescaler for division of input clock frequency to get the required time setting for the interrupts to occur, and counter values can be programmed on the fly.
eSDHC-1 eSDHC-2 eSDHC-3	Enhanced Multi-Media Card/ Secure Digital Host Controller	Connectivity Peripherals	<ul> <li>The features of the eSDHC module, when serving as host, include the following:</li> <li>Conforms to SD Host Controller Standard Specification version 2.0</li> <li>Compatible with the MMC System Specification version 4.2</li> <li>Compatible with the SD Memory Card Specification version 2.0</li> <li>Compatible with the SDIO Card Specification version 1.2</li> <li>Designed to work with SD Memory, miniSD Memory, SDIO, miniSDIO, SD Combo, MMC and MMC RS cards</li> <li>Configurable to work in one of the following modes: <ul> <li>—SD/SDIO 1-bit, 4-bit</li> <li>—MMC 1-bit, 4-bit</li> <li>Full-/high-speed mode</li> </ul> </li> <li>Host clock frequency variable between 32 kHz to 52 MHz</li> <li>Up to 200 Mbps data transfer for SD/SDIO cards using four parallel data lines</li> <li>Up to 416 Mbps data transfer for MMC cards using eight parallel data lines</li> </ul>

### Table 2. i.MX51 Digital and Analog Modules (continued)

# 4.1.2 USB PHY Current Consumption

Table 17 shows the USB PHY current consumption.

Table 1	17.	USB	PHY	Current	Consumption
Tuble I		000		ouncill	oonsamption

Parameter	Conditions		Typical @ 25 °C	Мах	Unit
		RX	5.5	6	
Analog Supply	Full Speed	ТХ	7	8	mA
VDDA33 (3.3 V)		RX	5	6	
	High Speed	ТХ	5	6	
		RX	6.5	7	
Analog Supply	Full Speed	ТХ	6.5	7	mA
NVCC_USBPHY (2.5 V)		RX	12	13	
	High Speed	ТХ	21	22	
	Full On and	RX	6	7	
Digital Supply	Full Speed	ТХ	6	7	mA
VCC (1.2 V)		RX	6	7	
	High Speed	ТХ	6	7	
VDDA33 + NVCC_USBPHY + VCC	Suspend	-	50	100	μA

# 4.2 Supply Power-Up/Power-Down Requirements and Restrictions

The system design must comply with the power-up and power-down sequence guidelines as described in this section to guarantee reliable operation of the device. Any deviation from these sequences may result in the following situations:

- Excessive current during power-up phase
- Prevention of the device from booting
- Irreversible damage to the i.MX51 processor (worst-case scenario)

**Electrical Characteristics** 



Figure 3. Impedance Matching Load for Measurement

# Table 34. I<sup>2</sup>C High-Speed Mode Electrical Parameters for Low/Medium Drive Strength and OVDD = 1.65 V - 1.95 V

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Output rise time (current-source enabled) and fall time at SCLH (low driver strength)	t <sub>rCL</sub> , t <sub>fCL</sub>	with a 3 mA external pull-up current source and C <sub>L</sub> = 100 pF	—	—	10/74	ns
Output rise time (current-source enabled) and fall time at SCLH (medium driver strength)	t <sub>rCL</sub> , t <sub>fCL</sub>	with a 3 mA external pull-up current source and C <sub>L</sub> = 100 pF	—	—	7/14	ns
Output fall time at SDAH (low driver strength)	t <sub>fDA</sub>	with $C_L$ from 10 pF to 100 pF	0	—	17	ns
Output fall time at SDAH (medium driver strength)	t <sub>fDA</sub>	with C <sub>L</sub> from 10 pF to 100 pF	0	—	9	ns
Output fall time at SDAH (low driver strength)	t <sub>fDA</sub>	C <sub>L</sub> = 400 pF	30	—	67	ns
Output fall time at SDAH (medium driver strength)	t <sub>fDA</sub>	C <sub>L</sub> = 400 pF	15	—	34	ns

### Table 35. Low Voltage I<sup>2</sup>C I/O Parameters

Parameter	Symbol	Test Condition	Min Rise/Fall	Тур	Max Rise/Fall	Unit
Output Pad di/dt (Medium drive)	tdit	—	_		22	mA/ns
Output Pad di/dt (Low drive)	tdit	—	_	_	11	mA/ns
Input Transition Times <sup>1</sup>	trm	—	—	_	25	ns

<sup>1</sup> Hysteresis mode is recommended for inputs with transition time greater than 25 ns

# Table 36. High Voltage I<sup>2</sup>C I/O Parameters

Parameter	Symbol	Test Condition	Min Rise/Fall	Тур	Max Rise/Fall	Unit
Output Pad Transition Times (Medium Drive)	tr, tf	15 pF 35 pF	—	_	3/3 6/5	ns
Output Pad Transition Times (Low Drive)	tr, tf	15 pF 35 pF	—	_	5/5 9/9	ns
Output Pad Slew Rate (Medium Drive)	tps	15 pF 35 pF	0/0 0/0	_	—	V/ns
Output Pad Slew Rate (Low Drive)	tps	15 pF 35 pF	0/0 0/0	_	_	V/ns
Output Pad di/dt (Medium drive)	tdit	—	—	_	36	mA/ns
Output Pad di/dt (Low drive)	tdit	—	—	_	16	mA/ns
Input Transition Times <sup>1</sup>	trm	—	—	_	25	ns

<sup>1</sup> Hysteresis mode is recommended for inputs with transition time > 25 ns

# 4.5.4 AC Electrical Characteristics for DDR2

The load circuit for output pads, the output pad transition time waveform and the output pad propagation and transition time waveform are below.

Figure 10 shows the output pad transition time waveform.

### Figure 10. Output Pad Transition Time Waveform

Figure 11 shows the output pad propagation and transition time waveform.

### Figure 11. Output Pad Propagation and Transition Time Waveform

AC electrical characteristics in DDR2 mode for fast mode and for ovdd = 1.65 - 1.95 V,  $ipp\_hve = 0$  are placed in Table 37.

Table 37. AC Electrical Characteristics of DDR2 IO Pads for Fast mode and
for ovdd=1.65–1.95 V (ipp_hve=0)

Parameter	Symbol	Test Condition	Min rise/fall	Тур	Max rise/fall	Units
Output Pad Transition Times <sup>1</sup>	tpr	15pF 35pF	0.57/0.57 1.29/1.29	0.45/0.44 0.97/0.94	0.45/0.45 0.82/0.85	ns
Output Pad Propagation Delay, 50%-50% <sup>1</sup>	tpo	15pF 35pF	0.98/0.96 1.47/1.50	1.27/1.19 1.63/1.57	1.89/1.72 2.20/2.07	ns
Output Pad Slew Rate <sup>1</sup>	tps	15pF 35pF	2.05/2.05 0.91/0.91	2.40/2.45 1.11/1.15	2.20/2.20 1.21/1.16	V/ns









# 4.6.8 SDRAM Controller Timing Parameters

# 4.6.8.1 Mobile DDR SDRAM Timing Parameters

Figure 32 shows the basic timing parameters for mobile DDR (mDDR) SDRAM. The timing parameters for this diagram is shown in Table 55.



Figure 32. mDDR SDRAM Basic Timing Parameters

ID	Parameter	Symbol	200	200 MHz		200 MHz 16		166 MHz		133 MHz	
	Falameter	Symbol	Min	Max	Min	Max	Min	Max	Onit		
DD1	SDRAM clock high-level width	tсн	0.45	0.55	0.45	0.55	0.45	0.55	tск		
DD2	SDRAM clock low-level width	tCL	0.45	0.55	0.45	0.55	0.45	0.55	tск		
DD3	SDRAM clock cycle time	tск	5	—	6	—	7.5	—	ns		
DD4	CS, RAS, CAS, CKE, WE setup time	tis <sup>1</sup>	0.9	—	1.1	—	1.3	—	ns		
DD5	CS, RAS, CAS, CKE, WE hold time	tıн <sup>1</sup>	0.9	—	1.1	—	1.3	—	ns		
DD6	Address output setup time	tis <sup>1</sup>	0.9	—	1.1	—	1.3	—	ns		
DD7	Address output hold time	tıн <sup>1</sup>	0.9	_	1.1	—	1.3	—	ns		

#### Table 55. mDDR SDRAM Timing Parameter Table

This parameter is affected by pad timing. if the slew rate is < 1 V/ns, 0.2 ns should be added to the value. For cmos65 pads this is true for medium and low drive strengths.

#### i.MX51 Applications Processors for Consumer and Industrial Products, Rev. 6

1

Figure 33 shows the timing diagram for mDDR SDRAM write cycle. The timing parameters for this diagram is shown in Table 56.



Figure 33. mDDR SDRAM Write cycle Timing Diagram

	Parameter	Symbol	200 MHz <sup>2</sup>		200 MHz <sup>2</sup> 166 MHz		133 MHz		Unit
	i arameter	Symbol	Min	Max	Min	Мах	Min	Max	onit
DD17	DQ and DQM setup time to DQS	tDS <sup>3</sup>	0.48	_	0.6	_	0.8	—	ns
DD18	DQ and DQM hold time to DQS	tDH <sup>1</sup>	0.48	_	0.6		0.8	_	ns
DD19	Write cycle DQS falling edge to SDCLK output setup time	tDSS	0.2	_	0.2		0.2	_	tCK
DD20	Write cycle DQS falling edge to SDCLK output hold time	tdsh	0.2	—	0.2	_	0.2	—	tCK
DD21	Write command to first DQS latching transition	tDQSS	0.75	1.25	0.75	1.25	0.75	1.25	tCK
DD22	DQS high level width	<b>t</b> DQSH	0.4	0.6	0.4	0.6	0.4	0.6	tCK
DD23	DQS low level width	tDQSL	0.4	0.6	0.4	0.6	0.4	0.6	tCK

Table 56. mDDR SDRAM Write Cycle Parameter Table<sup>1</sup>

<sup>1</sup> Test conditions are: Capacitance 15 pF for DDR PADS. Recommended drive strengths is medium for SDCLK and high for address and controls.

<sup>2</sup> SDRAM CLK and DQS related parameters are being measured from the 50% point. that is, high is defined as 50% of signal value and low is defined as 50% as signal value. DDR SDRAM CLK parameters are measured at the crossing point of SDCLK and SDCLK (inverted clock).

<sup>3</sup> This parameter is affected by pad timing. If the slew rate is < 1 V/ns, 0.1 ns should be increased to this value.

ID	Parameter	Symbol	Min	Max	Unit
CS8	MOSI Hold Time	t <sub>Hmosi</sub>	5	—	ns
CS9	MISO Propagation Delay ( $C_{LOAD} = 20 \text{ pF}$ )	t <sub>PDmiso</sub>	0	35	ns

Table 66	. CSPI	Slave	Mode	Timing	Parameters	(continued)
----------	--------	-------	------	--------	------------	-------------

# 4.7.2 eCSPI Timing Parameters

This section describes the timing parameters of the eCSPI. The eCSPI has separate timing parameters for master and slave modes. The nomenclature used with the CSPI modules and the respective routing of these signals is shown in Table 64.

# 4.7.2.1 eCSPI Master Mode Timing

Figure 40 depicts the timing of eCSPI in Master mode and Table 67 lists the eCSPI Master Mode timing characteristics.



Figure 40. eCSPI Master Mode Timing Diagram

Table 67. eCSPI Master Mode Timing Parameter	Table (	67. eCS	PI Master	<sup>r</sup> Mode	Timing	Parameter
--	---------	---------	-----------	-------------------	--------	-----------

ID	Parameter	Symbol	Min	Max	Unit
CS1	eCSPIx_CLK Cycle Time-Read eCSPIx_CLK Cycle Time-Write	t <sub>clk</sub>	60 15	—	ns
CS2	eCSPIx_CLK High or Low Time	t <sub>SW</sub>	6	—	ns
CS3	eCSPIx_CLK Rise or Fall	t <sub>RISE/FALL</sub>	—	—	ns
CS4	eCSPIx_CS_x pulse width	t <sub>CSLH</sub>	15	—	ns
CS5	eCSPIx_CS_x Lead Time (CS setup time)	t <sub>SCS</sub>	5	—	ns
CS6	eCSPIx_CS_x Lag Time (CS hold time)		5	—	ns
CS7	eCSPIx_DO Setup Time	t <sub>Smosi</sub>	5	—	ns

# 4.7.6.1 Standard and Fast Mode Timing Parameters

Figure 47 depicts the standard and fast mode timings of HS-I<sup>2</sup>C module, and Table 75 lists the timing characteristics.



Figure 47. HS-I<sup>2</sup>C Standard and Fast Mode Bus Timing

	ID Parameter		d Mode	Fast I	Node	Unit
	Farameter	Min	Max	Min	Max	Onit
IC1	SCLH cycle time	10	—	2.5	_	μs
IC2	Hold time (repeated) START condition	4.0	—	0.6	_	μs
IC3	Set-up time for STOP condition	4.0	—	0.6	_	μs
IC4	Data hold time		3.45 <sup>2</sup>	0 <sup>1</sup>	0.9 <sup>2</sup>	μs
IC5	HIGH Period of SCLH Clock	4.0	—	0.6	_	μs
IC6	LOW Period of the SCLH Clock	4.7	—	1.3	_	μs
IC7	Set-up time for a repeated START condition	4.7	—	0.6	_	μs
IC8	Data set-up time	250	—	100 <sup>3</sup>	_	ns
IC9	Bus free time between a STOP and START condition	4.7	—	1.3	_	μs
IC10	Rise time of both SDAH and SCLH signals	—	1000	20+0.1C <sub>b</sub> <sup>4</sup>	300	ns
IC11	Fall time of both SDAH and SCLH signals	—	300	20+0.1C <sub>b</sub> <sup>4</sup>	300	ns
IC12	Capacitive load for each bus line $(C_b)$	—	100	_	100	pF

#### Table 75. HS-I<sup>2</sup>C Timing Parameters—Standard and Fast Mode

<sup>1</sup> A device must internally provide a hold time of at least 300 ns for SDAH signal in order to bridge the undefined region of the falling edge of SCLH.

<sup>2</sup> The maximum hold time has only to be met if the device does not stretch the LOW period (ID no IC6) of the SCLH signal

<sup>3</sup> A Fast-mode I<sup>2</sup>C-bus device can be used in a Standard-mode I<sup>2</sup>C-bus system, but the requirement of Set-up time (ID No IC8) of 250 ns must then be met. This automatically is the case if the device does not stretch the LOW period of the SCLH signal.

If such a device does stretch the LOW period of the SCLH signal, it must output the next data bit to the SDAH line max\_rise\_time (ID No IC10) + data\_setup\_time (ID No IC8) = 1000 + 250 = 1250 ns (according to the Standard-mode I<sup>2</sup>C-bus specification) before the SCLH line is released.

<sup>4</sup>  $C_{h}$  = total capacitance of one bus line in pF.

ID	Parameter	Symbol	Value	Description	Unit
IP5o	Offset of IPP_DISP_CLK	Todicp	DISP_CLK_OFFSET × Tdiclk	DISP_CLK_OFFSET— offset of IPP_DISP_CLK edges from local start point, in DI_CLK×2 (0.5 DI_CLK Resolution) Defined by DISP_CLK counter	ns
IP13o	Offset of VSYNC	Tovs	VSYNC_OFFSET X Tdiclk	T VSYNC_OFFSET—offset of Vsync edg from a local start point, when a Vsync should be active, in DI_CLK×2 (0.5 DI_CLK Resolution).The VSYNC_OFFSET should be built by suitable DI's counter.	
IP8o	Offset of HSYNC	Tohs	HSYNC_OFFSET X Tdiclk	HSYNC_OFFSET—offset of Hsync edges from a local start point, when a Hsync should be active, in DI_CLK×2 (0.5 DI_CLK Resolution).The HSYNC_OFFSET should be built by suitable DI's counter.	ns
IP9o	Offset of DRDY	Todrdy	DRDY_OFFSET × Tdiclk	DRDY_OFFSET— offset of DRDY edges from a suitable local start point, when a corresponding data has been set on the bus, in DI_CLK×2 (0.5 DI_CLK Resolution) The DRDY_OFFSET should be built by suitable DI's counter.	ns

#### Table 80. Synchronous Display Interface Timing Characteristics (Pixel Level) (continued)

Display interface clock period immediate value.

1

$$\mathsf{Tdicp} = \begin{cases} \mathsf{T}_{\mathsf{diclk}} \times \frac{\mathsf{DISP\_CLK\_PERIOD}}{\mathsf{DI\_CLK\_PERIOD}}, & \text{for integer } \frac{\mathsf{DISP\_CLK\_PERIOD}}{\mathsf{DI\_CLK\_PERIOD}} \\ \mathsf{T}_{\mathsf{diclk}} (\mathsf{floor} \left[ \frac{\mathsf{DISP\_CLK\_PERIOD}}{\mathsf{DI\_CLK\_PERIOD}} \right] + 0.5 \pm 0.5), & \text{for fractional } \frac{\mathsf{DISP\_CLK\_PERIOD}}{\mathsf{DI\_CLK\_PERIOD}} \end{cases}$$

DISP\_CLK\_PERIOD—number of DI\_CLK per one Tdicp. Resolution 1/16 of DI\_CLK DI\_CLK\_PERIOD—relation of between programing clock frequency and current system clock frequency Display interface clock period average value.

$$\overline{T}$$
dicp = T<sub>diclk</sub> ×  $\frac{DISP_CLK_PERIOD}{DI_CLK_PERIOD}$ 

<sup>2</sup> DI's counter can define offset, period and UP/DOWN characteristic of output signal according to programed parameters of the counter. Same of parameters in the table are not defined by DI's registers directly (by name), but can be generated by corresponding DI's counter. The SCREEN\_WIDTH is an input value for DI's HSYNC generation counter. The distance between HSYNCs is a SCREEN\_WIDTH.

The maximal accuracy of UP/DOWN edge of controls is

Accuracy =  $(0.5 \times T_{diclk}) \pm 0.75$ ns

<sup>2</sup> Display interface clock down time

$$\mathsf{Tdicd} = \frac{1}{2} \left( \mathsf{T}_{\mathsf{diclk}} \times \mathsf{ceil} \left[ \frac{2 \times \mathsf{DISP\_CLK\_DOWN}}{\mathsf{DI\_CLK\_PERIOD}} \right] \right)$$

<sup>3</sup> Display interface clock up time

$$\mathsf{Tdicu} = \frac{1}{2} \left( \mathsf{T}_{\mathsf{diclk}} \times \mathsf{ceil} \left[ \frac{2 \times \mathsf{DISP}_\mathsf{CLK}_\mathsf{UP}}{\mathsf{DI}_\mathsf{CLK}_\mathsf{PERIOD}} \right] \right)$$

where CEIL(X) rounds the elements of X to the nearest integers towards infinity.

### 4.7.8.6 Interface to a TV Encoder

The interface has an 8-bit data bus, transferring a single 8-bit value (Y/U/V) in each cycle. The timing of the interface is described in Figure 57.

### NOTE

- The frequency of the clock DISP\_CLK is 27 MHz (within 10%)
- The HSYNC, VSYNC signals are active low.
- The DRDY signal is shown as active high.
- The transition to the next row is marked by the negative edge of the HSYNC signal. It remains low for a single clock cycle
- The transition to the next field/frame is marked by the negative edge of the VSYNC signal. It remains low for at least one clock cycles

- At a transition to an odd field (of the next frame), the negative edges of VSYNC and HSYNC coincide.

- At a transition is to an even field (of the same frame), they do not coincide.

• The active intervals—during which data is transferred—are marked by the HSYNC signal being high.

<sup>15</sup>Display RS down time

$$\mathsf{Tdicdcs} = (\mathsf{T}_{\mathsf{DI\_CLK}} \times \mathsf{ceil}) \left[ \frac{\mathsf{DISP\_CS\_DOWN\_\#}}{\mathsf{DI\_CLK\_PERIOD}} \right]$$

DISP\_CS\_DOWN is predefined in REGISTER.

# 4.7.9 1-Wire Timing Parameters

Figure 68 depicts the RPP timing and Table 86 lists the RPP timing parameters.



Figure 68. Reset and Presence Pulses (RPP) Timing Diagram

ID	Parameters	Symbol	Min	Тур	Max	Unit
OW1	Reset Time Low	t <sub>RSTL</sub>	480	511	_	μs
OW2	Presence Detect High	t <sub>PDH</sub>	15	_	60	μs
OW3	Presence Detect Low	t <sub>PDL</sub>	60	_	240	μs
OW4	Reset Time High	t <sub>RSTH</sub>	480	512	—	μs

Table 86. RPP Sequence Delay Comparisons Timing Parameters

Figure 69 depicts Write 0 Sequence timing, and Table 87 lists the timing parameters.



Figure 69. Write 0 Sequence Timing Diagram

Table 87. WR0 Sequence Timing Parameters

ID	Parameter	Symbol	Min	Тур	Мах	Unit
OW5	Write 0 Low Time	t <sub>WR0_low</sub>	60	100	120	μs
OW6	Transmission Time Slot	t <sub>SLOT</sub>	OW5	117	120	μs

Table 90 and Figure 73 define the AC characteristics of all the P-ATA interface signals on all data transfer modes.

ATA Interface Signals



Figure 73. P-ATA Interface Signals Timing Diagram

Table 90.	AC Characteristics	s of All Interface Signal	s
-----------	--------------------	---------------------------	---

ID	Parameter	Symbol	Min	Max	Unit
SI1	Rising edge slew rate for any signal on ATA interface. <sup>1</sup>	S <sub>rise</sub>		1.25	V/ns
SI2	Falling edge slew rate for any signal on ATA interface (see note)	S <sub>fall</sub>	_	1.25	V/ns
SI3	Host interface signal capacitance at the host connector	C <sub>host</sub>	_	20	pF

<sup>1</sup> SRISE and SFALL shall meet this requirement when measured at the sender's connector from 10–90% of full signal amplitude with all capacitive loads from 15–40 pF where all signals have the same capacitive load value.

The user needs to use level shifters for 5.0 V compatibility on the ATA interface. The i.MX51 P-ATA interface is 3.3 V compatible.

The use of bus buffers introduces delay on the bus and introduces skew between signal lines. These factors make it difficult to operate the bus at the highest speed (UDMA-4) when bus buffers are used. If fast UDMA mode operation is needed, this may not be compatible with bus buffers.

Another area of attention is the slew rate limit imposed by the ATA specification on the ATA bus. According to this limit, any signal driven on the bus should have a slew rate between 0.4 and 1.2 V/ns with a 40 pF load. Not many vendors of bus buffers specify slew rate of the outgoing signals.

When bus buffers are used, the ata\_data bus buffer is special. This is a bidirectional bus buffer, so a direction control signal is needed. This direction control signal is ata\_buffer\_en. When its high, the bus should drive from host to device. When its low, the bus should drive from device to host. Steering of the signal is such that contention on the host and device tri-state busses is always avoided.

In the timing equations, some timing parameters are used. These parameters depend on the implementation of the i.MX51 P-ATA interface on silicon, the bus buffer used, the cable delay and cable skew.

Each of these steps is done in one CKIL period (usually 32 kHz). Power-down can be started because of a SIM Card removal detection or launched by the processor. Figure 87 and Table 98 shows the usual timing requirements for this sequence, with Fckil = CKIL frequency value.



Figure 87. SmartCard Interface Power Down AC Timing

Table 98.	Timing	Requirements	for Power	Down	Sequence
-----------	--------	--------------	-----------	------	----------

ID	Parameter	Symbol	Min	Мах	Unit
SI7	SIM reset to SIM clock stop	S <sub>rst2clk</sub>	0.9×1/Fckil	1.1×1/Fckil	ns
SI8	SIM reset to SIM TX data low	S <sub>rst2dat</sub>	1.8×1/Fckil	2.2×1/Fckil	ns
SI9	SIM reset to SIM voltage enable low	S <sub>rst2ven</sub>	2.7×1/Fckil	3.3×1/Fckil	ns
SI10	SIM presence detect to SIM reset low	S <sub>pd2rst</sub>	0.9×1/Fckil	1.1×1/Fckil	ns

### NOTE

- All the timings for the SSI are given for a non-inverted serial clock polarity (TSCKP/RSCKP = 0) and a non-inverted frame sync (TFSI/RFSI = 0). If the polarity of the clock and/or the frame sync have been inverted, all the timing remains valid by inverting the clock signal STCK/SRCK and/or the frame sync STFS/SRFS shown in the tables and in the figures.
- All timings are on Audiomux Pads when SSI is being used for data transfer.
- "Tx" and "Rx" refer to the Transmit and Receive sections of the SSI.
- The terms WL and BL refer to Word Length (WL) and Bit Length (BL).
- For internal Frame Sync operation using external clock, the FS timing is same as that of Tx Data (for example, during AC97 mode of operation).

# 4.7.16 UART

Table 106 shows the UART I/O configuration based on which mode is enabled.

Port		DTE Mode		DCE Mode			
FOIL	Direction	Description	Direction	Description			
RTS	Output	RTS from DTE to DCE	Input	RTS from DTE to DCE			
CTS	Input	CTS from DCE to DTE	Output	CTS from DCE to DTE			
DTR	Output	DTR from DTE to DCE	Input	DTR from DTE to DCE			
DSR	Input	DSR from DCE to DTE	Output	DSR from DCE to DTE			
DCD	Input	DCD from DCE to DTE	Output	DCD from DCE to DTE			
RI	Input	RING from DCE to DTE	Output	RING from DCE to DTE			
TXD_MUX	Input	Serial data from DCE to DTE	Output	Serial data from DCE to DTE			
RXD_MUX	Output	Serial data from DTE to DCE	Input	Serial data from DTE to DCE			

### Table 106. UART I/O Configuration vs. Mode

# 4.7.16.1 UART Electrical

This section describes the electrical information of the UART module.

Receive



#### Figure 107. USB Receive Waveform in VP\_VM Uni-directional Mode

Table 120 shows the USB port timing specification in VP\_VM uni-directional mode.

Table 120. USE	Timing Sp	pecification in	VP_VM	Unidirectional	Mode
----------------	-----------	-----------------	-------	----------------	------

ID	Parameter	Signal	Direction	Min	Max	Unit	Conditions / Reference Signal
US30	TX Rise/Fall Time	USB_DAT_VP	Out	_	5.0	ns	50 pF
US31	TX Rise/Fall Time	USB_SE0_VM	Out	_	5.0	ns	50 pF
US32	TX Rise/Fall Time	USB_TXOE_B	Out	_	5.0	ns	50 pF
US33	TX Duty Cycle	USB_DAT_VP	Out	49.0	51.0	%	_
US34	TX Overlap	USB_SE0_VM	Out	-3.0	3.0	ns	USB_DAT_VP
US38	RX Rise/Fall Time	USB_VP1	In		3.0	ns	35 pF
US39	RX Rise/Fall Time	USB_VM1	In		3.0	ns	35 pF
US40	RX Skew	USB_VP1	In	-4.0	4.0	ns	USB_VM1
US41	RX Skew	USB_RCV	In	-6.0	2.0	ns	USB_VP1

#### Package Information and Contact Assignments

Contact Name	Contact Assignment	Power Rail	I/O Buffer Type	Direction after Reset <sup>1</sup>	Configuraton after Reset <sup>1</sup>		
CSI1_D19	N22	NVCC_HS10	HSGPIO	Input	Keeper		
CSI1_D8	A20	NVCC_PER8	GPIO	Input	Keeper		
CSI1_D9	B20	NVCC_PER8	GPIO	Input	Keeper		
CSI1_HSYNC	C19	NVCC_PER8	GPIO	Input	Keeper		
CSI1_MCLK	F19	NVCC_PER8	GPIO	Input	Keeper		
CSI1_PIXCLK	D19	NVCC_PER8	GPIO	Input	Keeper		
CSI1_VSYNC	B19	NVCC_PER8	GPIO	Input	Keeper		
CSI2_D12	F11	NVCC_PER9	GPIO	Input	Keeper		
CSI2_D13	D8	NVCC_PER9	GPIO	Input	Keeper		
CSI2_D14	M25	NVCC_HS4_1	HSGPIO	Input	Keeper		
CSI2_D15	M24	NVCC_HS4_1	HSGPIO	Input	Keeper		
CSI2_D16	M23	NVCC_HS4_1	HSGPIO	Input	Keeper		
CSI2_D17	M22	NVCC_HS4_1	HSGPIO	Input	Keeper		
CSI2_D18	A7	NVCC_PER9	GPIO	Input	Keeper		
CSI2_D19	C7	NVCC_PER9	GPIO	Input	Keeper		
CSI2_HSYNC	J20	NVCC_PER8	GPIO	Input	Keeper		
CSI2_PIXCLK	D21	NVCC_PER8	GPIO	Input	Keeper		
CSI2_VSYNC	C20	NVCC_PER8	GPIO	Input	Keeper		
CSPI1_MISO	F12	NVCC_PER10	GPIO	Input	100 kΩ pull-up		
CSPI1_MOSI	D9	NVCC_PER10	GPIO	Input	100 kΩ pull-up		
CSPI1_RDY	A8	NVCC_PER10	GPIO	Input	Keeper		
CSPI1_SCLK	D11	NVCC_PER10	GPIO	Input	100 kΩ pull-up		
CSPI1_SS0	D10	NVCC_PER10	GPIO	Input	100 kΩ pull-up		
CSPI1_SS1	F13	NVCC_PER10	GPIO	Input	100 kΩ pull-up		
DI_GP1	F20	NVCC_IPU6	GPIO	Input	Keeper		
DI_GP2	K20	NVCC_IPU6	GPIO	Input	Keeper		
DI_GP3	H23	NVCC_IPU7	GPIO	Input	100 kΩ pull-up		
DI_GP4	K23	NVCC_IPU7	GPIO	Input	100 kΩ pull-up		
DI1_D0_CS	W20	NVCC_IPU2	GPIO	Output	High		
DI1_D1_CS	T18	NVCC_IPU2	GPIO	Output	High		
DI1_DISP_CLK	J22	NVCC_IPU6	GPIO	Output	Low		
DI1_PIN11	V18	NVCC_IPU2	GPIO	Output	High		

#### Table 128. 13 x 13 mm Signal Assignments, Power Rails, and I/O (continued)

# 5.2.1.1 19 x 19 mm Package Drawing Notes

The following notes apply to Figure 110.

- <sup>1</sup> All dimensions in millimeters.
- <sup>2</sup> Dimensioning and tolerancing per ASME Y14.5M-1994.
- <sup>3</sup> Maximum solder ball diameter measured parallel to Datum A.
- <sup>4</sup> Datum A, the seating plane, is determined by the spherical crowns of the solder balls.
- <sup>5</sup> Parallelism measurement shall exclude any effect of mark on top surface of package.

# 5.2.2 19 x 19 mm Signal Assignments, Power Rails, and I/O

Table 130 shows the device connection list and Table 131 displays an alpha-sorted list of the signal assignments including associated power supplies.

# 5.2.2.1 19 x 19 mm Ground, Power, Sense, and Reference Contact Assignments

Table 130 shows the device connection list for ground, power, sense, and reference contact signals alpha-sorted by name.

Contact Name	Contact Assignment
AHVDDRGB	Y18, AA18
AHVSSRGB	Y19, AA19
GND	A1, A23, G5, H9, J8, J9, J10, J12, J13, J14, K8, K9, K10, K11, K12, K13, K14, L8, L9, L10, L11,L12, L13, L14, M9, M10, M11, M12, M13, M14, M15, N8, N9, N10, N11, N12, N13, N14, N15, N16, P8, P9, P10, P11, P12, P13, P14, P15, R8, R9, R10, R11,R12, R13, R14, R15, R16, T5, T16, AC1, AC21, AC23
GND_ANA_PLL_A	U7
GND_ANA_PLL_B	U17
GND_DIG_PLL_A	Τ7
GND_DIG_PLL_B	V18
NGND_OSC	V17
NGND_TV_BACK	T15
NGND_USBPHY	L16
NVCC_EMI	U8, U9, U10, U11, U12, V7
NVCC_EMI_DRAM	H6, J6, K6, L6, M6, N6, P6, R6, T6
NVCC_HS10	M16
NVCC_HS4_1	M18
NVCC_HS4_2	N18
NVCC_HS6	M17
NVCC_I2C	T14

#### Table 130. 19 x 19 mm Ground, Power, Sense, and Reference Contact Assignments

#### Package Information and Contact Assignments

Contact Name	Contact Assignment	Power Rail	I/O Buffer Type	Direction after Reset <sup>1</sup>	Configuraton after Reset <sup>1</sup>
EIM_WAIT	AB4	NVCC_EMI	GPIO	Input	100 kΩ pull-up
EXTAL <sup>2</sup>	AB20	NVCC_OSC	Analog	Input	—
FASTR_ANA <sup>2</sup>	W20	NVCC_PER3	—	Input	_
FASTR_DIG <sup>2</sup>	Y20	NVCC_PER3	—	Input	_
GPANAIO <sup>2</sup>	J23	NVCC_USBPHY	Analog	Output	_
GPIO_NAND	D5	NVCC_NANDF_A	UHVIO	Input	100 kΩ pull-up
GPIO1_0	B21	NVCC_PER5	GPIO	Input	Keeper
GPIO1_1	D20	NVCC_PER5	GPIO	Input	Keeper
GPIO1_2	A22	NVCC_PER5	GPIO	Input	Keeper
GPIO1_3	D18	NVCC_PER5	GPIO	Input	Keeper
GPIO1_4	B22	NVCC_PER5	GPIO	Input	Keeper
GPIO1_5	D19	NVCC_PER5	GPIO	Input	Keeper
GPIO1_6	C19	NVCC_PER5	GPIO	Input	Keeper
GPIO1_7	B23	NVCC_PER5	GPIO	Input	Keeper
GPIO1_8	C21	NVCC_PER5	GPIO	Input	Keeper
GPIO1_9	C20	NVCC_PER5	GPIO	Input	Keeper
I2C1_CLK	W15	NVCC_I2C	12CIO	Input	47 kΩ pull-up
I2C1_DAT	AB16	NVCC_I2C	12CIO	Input	47 kΩ pull-up
ID	L19	NVCC_USBPHY	Analog	Input	Pull-up
IOB <sup>2</sup>	AC19	AHVDDRGB	Analog	Output	_
IOB_BACK <sup>2</sup>	AB19	_	Analog	Output	_
IOG <sup>2</sup>	AC18	AHVDDRGB	Analog	Output	_
IOG_BACK <sup>2</sup>	AB18	_	Analog	Output	_
IOR <sup>2</sup>	AC17	AHVDDRGB	Analog	Output	_
IOR_BACK <sup>2</sup>	AB17	_	Analog	Output	_
JTAG_DE_B	AB15	NVCC_PER14	GPIO	Input/Open-drain output	47 kΩ pull-up
JTAG_MOD	V14	NVCC_PER14	GPIO	Input	100 kΩ pull-up
JTAG_TCK	V15	NVCC_PER14	GPIO	Input	100 k $\Omega$ pull-down
JTAG_TDI	Y14	NVCC_PER14	GPIO	Input	47 kΩ pull-up
JTAG_TDO	AA15	NVCC_PER14	GPIO	3-state output	Keeper
JTAG_TMS	AC16	NVCC_PER14	GPIO	Input	47 kΩ pull-up

### Table 131. 19 x 19 mm Signal Assignments, Power Rails, and I/O (continued)