

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|---|
| Core Processor | AVR |
| Core Size | 8-Bit |
| Speed | 20MHz |
| Connectivity | SPI, UART/USART, USI |
| Peripherals | Brown-out Detect/Reset, LCD, POR, PWM, WDT |
| Number of I/O | 69 |
| Program Memory Size | 32KB (16K x 16) |
| Program Memory Type | FLASH |
| EEPROM Size | 1K x 8 |
| RAM Size | 2K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V |
| Data Converters | A/D 8x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 100-TQFP |
| Supplier Device Package | 100-TQFP (14x14) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/atmega3290pa-au |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong


- Real Time Counter with separate oscillator
- Four PWM channels
- 8-channel, 10-bit ADC
- Programmable Serial USART
- Master/Slave SPI Serial Interface
- Universal Serial Interface with Start Condition Detector
- Programmable Watchdog Timer with Separate On-chip oscillator
- On-chip analog comparator
- Interrupt and Wake-up on pin change
- Special microcontroller features
 - Power-on reset and programmable Brown-out detection
 - Internal calibrated oscillator
 - External and internal interrupt sources
 - Five sleep modes: Idle, ADC Noise Reduction, Power-save, Power-down, and Standby
- I/O and packages
 - 54/69 programmable I/O lines
 - 64/100-lead TQFP, 64-pad QFN/MLF, and 64-pad DRQFN
- Speed Grade:
 - ATmega169A/169PA/649A/649P:
 - 0 16MHz @ 1.8 5.5V
 - ATmega3290A/3290PA/6490A/6490P:
 - 0 20MHz @ 1.8 5.5V
- Temperature range:
 - -40°C to 85°C industrial
- Ultra-low power consumption (picoPower[®] devices)
 - Active mode:
 - 1MHz, 1.8V: 215µA
 - 32kHz, 1.8V: 8µA (including oscillator)
 - 32kHz, 1.8V: 25µA (including oscillator and LCD)
 - Power-down mode:
 - 0.1µA at 1.8V
 - Power-save mode:
 - 0.6µA at 1.8V (Including 32kHz RTC)
 - 750nA at 1.8V

2. Overview

The Atmel ATmega169A/169PA/329A/329PA/3290A/3290PA/649A/649P/6490A/6490P is a low-power CMOS 8-bit microcontroller based on the Atmel®AVR® enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega169A/169PA/329A/329PA/3290A/3290PA/649A/649P/6490A/6490P achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

2.1 Block diagram

Figure 2-1. Block diagram.



The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one



2.3 Pin descriptions

The following section describes the I/O-pin special functions.

2.3.1 V_{cc}

Digital supply voltage.

2.3.2 GND

Ground.

2.3.3 Port A (PA7...PA0)

Port A is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port A pins that are externally pulled low will source current if the pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port A also serves the functions of various special features of the Atmel ATmega169A/169PA/329A/329PA/3290A/3290PA/649A/649P/6490A/6490P as listed on page 72.

2.3.4 Port B (PB7...PB0)

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port B has better driving capabilities than the other ports. Port B also serves the functions of various special features of the ATmega169A/169PA/329A/329PA/3290A/3290PA/649A/649P/6490A/6490P as listed on page 73.

2.3.5 Port C (PC7...PC0)

Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port C also serves the functions of special features of the ATmega169A/169PA/329A/329PA/3290A/3290PA/649A/649P/6490A/6490P as listed on page 76.

2.3.6 Port D (PD7...PD0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port D also serves the functions of various special features of the ATmega169A/169PA/329A/329PA/3290A/3290PA/649A/649P/6490A/6490P as listed on page 77.

2.3.7 Port E (PE7...PE0)

Port E is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port E output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port E pins that



are externally pulled low will source current if the pull-up resistors are activated. The Port E pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port E also serves the functions of various special features of the ATmega169A/169PA/329A/329PA/3290A/3290PA/649A/649P/6490A/6490P as listed on page 79.

2.3.8 Port F (PF7...PF0)

Port F serves as the analog inputs to the A/D Converter.

Port F also serves as an 8-bit bi-directional I/O port, if the A/D Converter is not used. Port pins can provide internal pull-up resistors (selected for each bit). The Port F output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port F pins that are externally pulled low will source current if the pull-up resistors are activated. The Port F pins are tri-stated when a reset condition becomes active, even if the clock is not running. If the JTAG interface is enabled, the pull-up resistors on pins PF7(TDI), PF5(TMS), and PF4(TCK) will be activated even if a reset occurs.

Port F also serves the functions of the JTAG interface.

2.3.9 Port G (PG5...PG0)

Port G is a 6-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port G output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port G pins that are externally pulled low will source current if the pull-up resistors are activated. The Port G pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port G also serves the functions of various special features of the ATmega169A/169PA/329A/329PA/3290A/3290PA/649A/649P/6490A/6490P as listed on page 83.

2.3.10 Port H (PH7...PH0)

Port H is a 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port H output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port H pins that are externally pulled low will source current if the pull-up resistors are activated. The Port H pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port H also serves the functions of various special features of the ATmega3290PA/6490P as listed on page 85.

2.3.11 Port J (PJ6...PJ0)

Port J is a 7-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port J output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port J pins that are externally pulled low will source current if the pull-up resistors are activated. The Port J pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port J also serves the functions of various special features of the ATmega3290PA/6490P as listed on page 87.

2.3.12 RESET

Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in "System and reset characteristics" on page 332. Shorter pulses are not guaranteed to generate a reset.

2.3.13 XTAL1

Input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

2.3.14 XTAL2

Output from the inverting Oscillator amplifier.



2.3.15 AVCC

AVCC is the supply voltage pin for Port F and the A/D Converter. It should be externally connected to V_{CC} , even if the ADC is not used. If the ADC is used, it should be connected to V_{CC} through a low-pass filter.


2.3.16 AREF

This is the analog reference pin for the A/D Converter.

2.3.17 LCDCAP

An external capacitor (typical > 470 nF) must be connected to the LCDCAP pin as shown in Figure 24-2, if the LCD module is enabled and configured to use internal power. This capacitor acts as a reservoir for LCD power (V_{LCD}). A large capacitance reduces ripple on V_{LCD} but increases the time until V_{LCD} reaches its target value.







| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Page |
|---|--|---|--|---|--|--|---|----------------------------|--|--------------------------|
| (0x72) | Reserved | - | - | - | - | - | - | - | - | |
| (0x71) | Reserved | - | - | - | - | - | - | - | - | |
| (0x70) | TIMSK2 | - | - | - | - | - | - | OCIE2A | TOIE2 | 154 |
| (0x6F) | TIMSK1 | - | - | ICIE1 | - | - | OCIE1B | OCIE1A | TOIE1 | 131 |
| (0x6E) | TIMSK0 | - | - | - | - | - | - | OCIE0A | TOIE0 | 137 |
| (0x6D) | PCMSK2 | PCINT23 | PCINT22 | PCINT21 | PCINT20 | PCINT19 | PCINT18 | PCINT17 | PCINT16 | 64 |
| (0x6C) | PCMSK1 | PCINT15 | PCINT14 | PCINT13 | PCINT12 | PCINT11 | PCINT10 | PCINT9 | PCINT8 | 64 |
| (0x6B) | PCMSK0 | PCINT7 | PCINT6 | PCINT5 | PCINT4 | PCINT3 | PCINT2 | PCINT1 | PCINT0 | 64 |
| (0x6A) | Reserved | - | - | - | - | - | - | - | - | |
| (0x69) | EICRA | - | - | - | - | - | - | ISC01 | ISC00 | 61 |
| (0x68) | Reserved | - | - | - | - | - | - | - | - | |
| (0x67) | Reserved | - | - | - | - | - | - | - | - | |
| (0x66) | OSCCAL | | | C | scillator Calibratio | n Register [CAL7 | .0] | - | + | 38 |
| (0x65) | Reserved | - | - | - | - | - | - | - | - | |
| (0x64) | PRR | - | - | - | PRLCD | PRTIM1 | PRSPI | PSUSART0 | PRADC | 46 |
| (0x63) | Reserved | - | - | - | - | - | - | - | - | |
| (0x62) | Reserved | - | - | - | - | - | - | - | - | |
| (0x61) | CLKPR | CLKPCE | - | - | - | CLKPS3 | CLKPS2 | CLKPS1 | CLKPS0 | 38 |
| (0x60) | WDTCR | - | - | - | WDCE | WDE | WDP2 | WDP1 | WDP0 | 53 |
| 0x3F (0x5F) | SREG | I | Т | Н | S | V | N | Z | С | 15 |
| 0x3E (0x5E) | SPH | | | 1 | Stack Po | inter High | 1 | 1 | 1 | 17 |
| 0x3D (0x5D) | SPL | | | | | inter Low | | | | 17 |
| 0x3C (0x5C) | Reserved | - | - | - | - | - | - | - | - | |
| 0x3E (0x5E) | Reserved | - | - | - | - | - | - | - | - | |
| 0x3A (0x5A) | Reserved | - | - | - | - | - | - | - | - | |
| 0x39 (0x59) | Reserved | - | - | - | - | - | - | - | - | |
| 0x38 (0x58) | Reserved | - | - | - | - | - | - | - | - | |
| 0x37 (0x57) | SPMCSR | SPMIE | RWWSB | - | RWWSRE | BLBSET | PGWRT | PGERS | SPMEN | 289 |
| , , | Reserved | OF MILE | Tarrieb | | TUTTORE | DEDGET | 1 GMAA | T GERG | OF MER | 200 |
| 0x36 (0x56) | MCUCR | JTD | BODS | BODSE | PUD | - | | IVSEL | IVCE | 59/90/275 |
| 0x35 (0x55) | MCUSR | - | - | - | JTRF | WDRF | BORF | EXTRF | PORF | 53 |
| 0x34 (0x54) | SMCR | - | - | - | - | SM2 | SM1 | SM0 | SE | 45 |
| 0x33 (0x53) | Reserved | | - | - | - | - | - | - | - | 45 |
| 0x32 (0x52) | | | | | | | | | | 242 |
| 0x31 (0x51) | OCDR | IDRD/OCDR7 | OCDR6 | OCDR5 | OCDR4 | OCDR3 | OCDR2 | OCDR1 | OCDR0 | 242 |
| 0x30 (0x50) | ACSR | ACD | ACBG | ACO | ACI | ACIE | ACIC | ACIS1 | ACIS0 | 202 |
| 0x2F (0x4F) | Reserved | - | - | - | - | | - | - | - | 105 |
| 0x2E (0x4E) | SPDR | ODIE | 14/001 | | · · · · · · · · · · · · · · · · · · · | Register | | | ODIOV | 165 |
| 0x2D (0x4D) | SPSR | SPIF | WCOL | - | - | - | - | - | SPI2X | 164 |
| 0x2C (0x4C) | SPCR | SPIE | SPE | DORD | MSTR | CPOL | CPHA | SPR1 | SPR0 | 163 |
| 0x2B (0x4B) | GPIOR2 | | | | | se I/O Register | | | | 29 |
| 0x2A (0x4A) | GPIOR1 | | | 1 | | se I/O Register | 1 | 1 | 1 | 29 |
| 0x29 (0x49) | Reserved | - | - | - | - | - | - | - | - | |
| 0x28 (0x48) | Reserved | - | - | - | - | - | - | - | - | |
| 0x27 (0x47) | OCR0A | | | | | Dutput Compare A | | | | 138 |
| 0x26 (0x46) | TCNT0 | | | | Timer/C | Counter0 | | | | 137 |
| 0x25 (0x45) | Reserved | - | - | - | - | - | - | - | - | |
| 0x24 (0x44) | TCCR0A | FOC0A | WGM00 | COM0A1 | COM0A0 | WGM01 | CS02 | CS01 | CS00 | 135 |
| 0,000 (0,040) | GTCCR | TSM | - | - | - | - | - | PSR2 | PSR10 | 138/155 |
| 0x23 (0x43) | | | | | - | - | EEPR | OM Address Regis | ter High | 28 |
| 0x23 (0x43) 0x22 (0x42) | EEARH | - | - | - | | | | | | 28 |
| | EEARH EEARL | - | - | - | | ess Register Low | | | | |
| 0x22 (0x42) | | - | - | - | EEPROM Addre | | I | | | 28 |
| 0x22 (0x42) 0x21 (0x41) | EEARL | · · | - | - | EEPROM Addre | ess Register Low | EEMWE | EEWE | EERE | 28 28 |
| 0x22 (0x42) 0x21 (0x41) 0x20 (0x40) 0x1F (0x3F) | EEARL EEDR | | | | EEPROM Addre EEPROM D | ess Register Low Pata Register | | EEWE | EERE | |
| 0x22 (0x42) 0x21 (0x41) 0x20 (0x40) | EEARL EEDR EECR | | | | EEPROM Addre EEPROM D | ess Register Low Pata Register EERIE | | EEWE | EERE INT0 | 28 |
| 0x22 (0x42) 0x21 (0x41) 0x20 (0x40) 0x1F (0x3F) 0x1E (0x3E) 0x1D (0x3D) | EEARL EEDR EECR GPIOR0 | - | - | - | EEPROM Addre EEPROM D - General Purpo | ess Register Low pata Register EERIE se I/O Register | | EEWE | | 28 29 |
| 0x22 (0x42) 0x21 (0x41) 0x20 (0x40) 0x1F (0x3F) 0x1E (0x3E) 0x1D (0x3D) 0x1C (0x3C) | EEARL EEDR EECR GPIOR0 EIMSK | - PCIE | - PCIE2 | - PCIE1 | EEPROM Addre EEPROM D - General Purpo PCIE0 | ata Register Low ata Register EERIE se I/O Register | EEMWE | - | INTO | 28 29 62 |
| 0x22 (0x42) 0x21 (0x41) 0x20 (0x40) 0x1F (0x3F) 0x1E (0x3E) 0x1D (0x3D) 0x1C (0x3C) 0x1B (0x3B) | EEARL EEDR EECR GPIOR0 EIMSK EIFR | PCIE PCIF3 | - PCIE2 PCIF2 | - PCIE1 PCIF1 | EEPROM Addre EEPROM D - General Purpo PCIE0 PCIF0 | ess Register Low Pata Register EERIE Isse I/O Register - - | EEMWE | - | INT0 INTF0 | 28 29 62 |
| 0x22 (0x42) 0x21 (0x41) 0x20 (0x40) 0x1F (0x3F) 0x1E (0x3E) 0x1D (0x3D) 0x1C (0x3C) 0x1B (0x3B) 0x1A (0x3A) | EEARL EEDR EECR GPIOR0 EIMSK EIFR Reserved Reserved | PCIE PCIF3 - | - PCIE2 PCIF2 - - | - PCIE1 PCIF1 - | EEPROM Addre EEPROM D - General Purpo PCIE0 PCIF0 - - | se I/O Register EERIE Se I/O Register | EEMWE - - - - | - - - | INT0 INTF0 - - | 28 29 62 |
| 0x22 (0x42) 0x21 (0x41) 0x20 (0x40) 0x1F (0x3F) 0x1E (0x3E) 0x1D (0x3D) 0x1C (0x3C) 0x1B (0x3B) 0x1A (0x3A) 0x19 (0x39) | EEARL EEDR EECR GPIOR0 EIMSK EIFR Reserved Reserved Reserved | PCIE PCIF3 - - - | PCIE2 PCIF2 - - - | - PCIE1 PCIF1 | EEPROM Addre EEPROM D - General Purpo PCIE0 PCIF0 - - - | ess Register Low ata Register EERIE se I/O Register | EEMWE - - - - - - | - - - - | INT0 INTF0 - - - | 28 29 62 |
| 0x22 (0x42) 0x21 (0x41) 0x20 (0x40) 0x1F (0x3F) 0x1E (0x3E) 0x1D (0x3D) 0x1C (0x3C) 0x1B (0x3B) 0x1A (0x3A) 0x19 (0x39) 0x18 (0x38) | EEARL EEDR EECR GPIOR0 EIMSK EIFR Reserved Reserved Reserved Reserved | - PCIE PCIF3 - - - | - PCIE2 PCIF2 - - - - | - PCIE1 PCIF1 - - - | EEPROM Addre EEPROM D - General Purpo PCIE0 PCIF0 - - - - | ess Register Low Pata Register EERIE se I/O Register - - - - - - - - - | EEMWE | - - - - - - | INTO INTFO - - - - | 28 29 62 63 |
| 0x22 (0x42) 0x21 (0x41) 0x20 (0x40) 0x1F (0x3F) 0x1E (0x3E) 0x1D (0x3D) 0x1C (0x3C) 0x1B (0x3B) 0x1A (0x3A) 0x19 (0x39) 0x18 (0x38) 0x17 (0x37) | EEARL EEDR EECR GPIOR0 EIMSK EIFR Reserved Reserved Reserved TIFR2 | - PCIE PCIF3 - - - - | - PCIE2 PCIF2 - - - - - | - PCIE1 PCIF1 - - - | EEPROM Addre EEPROM D - General Purpo PCIE0 PCIF0 - - - - - - | sss Register Low hata Register EERIE se I/O Register - - - - - - - - - - - - | EEMWE - - - - - - - - - - | | INT0 INTF0 - - - - TOV2 | 28 29 62 63 |
| 0x22 (0x42) 0x21 (0x41) 0x20 (0x40) 0x1F (0x3F) 0x1L (0x3D) 0x1D (0x3D) 0x1C (0x3C) 0x1B (0x3B) 0x1A (0x3A) 0x19 (0x39) 0x18 (0x38) 0x17 (0x37) 0x16 (0x36) | EEARL EEDR EECR GPIOR0 EIMSK EIFR Reserved Reserved Reserved TIFR2 TIFR1 | - PCIE PCIF3 - - - - - - | - PCIE2 PCIF2 - - - - - - - | - PCIE1 PCIF1 - - - - ICF1 | EEPROM Addre EEPROM D - General Purpo PCIE0 PCIF0 - - - - - - - - - | ses Register Low Pata Register EERIE se I/O Register - - - - - - - - - - - - - - | EEMWE | | INT0 INTF0 - - - - TOV2 TOV1 | 28 29 62 63 |
| 0x22 (0x42) 0x21 (0x41) 0x20 (0x40) 0x1F (0x3F) 0x1L (0x3D) 0x1D (0x3D) 0x1C (0x3C) 0x1B (0x3B) 0x1A (0x3A) 0x19 (0x39) 0x18 (0x38) 0x17 (0x37) 0x16 (0x36) 0x17 (0x37) | EEARL EEDR EECR GPIOR0 EIMSK EIFR Reserved Reserved Reserved TIFR2 TIFR1 TIFR0 | - PCIE PCIF3 - - - - - - - - - - - - | - PCIE2 PCIF2 - - - - - - - - - - | - PCIE1 PCIF1 - - - - ICF1 - | EEPROM Addre EEPROM D - General Purpo PCIE0 PCIF0 - - - - - - - - - - | sss Register Low hata Register EERIE se I/O Register - - - - - - - - - - - - - - - - - - - | EEMWE OCF1B | | INT0 INTF0 - - - TOV2 TOV1 TOV0 | 28 29 62 63 |
| 0x22 (0x42) 0x21 (0x41) 0x20 (0x40) 0x1F (0x3F) 0x1L (0x3D) 0x1D (0x3D) 0x1C (0x3C) 0x1B (0x3B) 0x1A (0x3A) 0x19 (0x39) 0x18 (0x38) 0x17 (0x37) 0x16 (0x36) 0x17 (0x37) 0x16 (0x35) 0x15 (0x35) | EEARL EEDR EECR GPIOR0 EIMSK EIFR Reserved Reserved Reserved TIFR2 TIFR1 TIFR0 PORTG | - PCIE PCIF3 - - - - - - - - - - - - - - - | - PCIE2 PCIF2 - - - - - - - - - - - - - - - | - PCIE1 PCIF1 - - - - ICF1 - - | EEPROM Addre EEPROM C - General Purpo PCIE0 PCIF0 - - - - - PORTG4 | ess Register Low hata Register EERIE se I/O Register - - - - - - PORTG3 | EEMWE | | INT0 INTF0 - - - TOV2 TOV1 TOV0 PORTG0 | 28 29 62 63 |
| 0x22 (0x42) 0x21 (0x41) 0x20 (0x40) 0x1F (0x3F) 0x1L (0x3D) 0x1C (0x3C) 0x1L (0x3A) 0x1A (0x3A) 0x17 (0x37) 0x16 (0x36) 0x15 (0x35) | EEARL EEDR EECR GPIOR0 EIMSK EIFR Reserved Reserved Reserved TIFR2 TIFR1 TIFR0 | - PCIE PCIF3 - - - - - - - - - - - - | - PCIE2 PCIF2 - - - - - - - - - - | - PCIE1 PCIF1 - - - - ICF1 - | EEPROM Addre EEPROM D - General Purpo PCIE0 PCIF0 - - - - - - - - - - | sss Register Low hata Register EERIE se I/O Register - - - - - - - - - - - - - - - - - - - | EEMWE OCF1B | | INT0 INTF0 - - - TOV2 TOV1 TOV0 | 28 29 62 63 |



| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Page |
|-------------|-------|--------|--------|--------|--------|--------|--------|--------|--------|------|
| 0x11 (0x31) | PORTF | PORTF7 | PORTF6 | PORTF5 | PORTF4 | PORTF3 | PORTF2 | PORTF1 | PORTF0 | 92 |
| 0x10 (0x30) | DDRF | DDF7 | DDF6 | DDF5 | DDF4 | DDF3 | DDF2 | DDF1 | DDF0 | 92 |
| 0x0F (0x2F) | PINF | PINF7 | PINF6 | PINF5 | PINF4 | PINF3 | PINF2 | PINF1 | PINF0 | 92 |
| 0x0E (0x2E) | PORTE | PORTE7 | PORTE6 | PORTE5 | PORTE4 | PORTE3 | PORTE2 | PORTE1 | PORTE0 | 91 |
| 0x0D (0x2D) | DDRE | DDE7 | DDE6 | DDE5 | DDE4 | DDE3 | DDE2 | DDE1 | DDE0 | 92 |
| 0x0C (0x2C) | PINE | PINE7 | PINE6 | PINE5 | PINE4 | PINE3 | PINE2 | PINE1 | PINE0 | 92 |
| 0x0B (0x2B) | PORTD | PORTD7 | PORTD6 | PORTD5 | PORTD4 | PORTD3 | PORTD2 | PORTD1 | PORTD0 | 91 |
| 0x0A (0x2A) | DDRD | DDD7 | DDD6 | DDD5 | DDD4 | DDD3 | DDD2 | DDD1 | DDD0 | 91 |
| 0x09 (0x29) | PIND | PIND7 | PIND6 | PIND5 | PIND4 | PIND3 | PIND2 | PIND1 | PIND0 | 91 |
| 0x08 (0x28) | PORTC | PORTC7 | PORTC6 | PORTC5 | PORTC4 | PORTC3 | PORTC2 | PORTC1 | PORTC0 | 91 |
| 0x07 (0x27) | DDRC | DDC7 | DDC6 | DDC5 | DDC4 | DDC3 | DDC2 | DDC1 | DDC0 | 91 |
| 0x06 (0x26) | PINC | PINC7 | PINC6 | PINC5 | PINC4 | PINC3 | PINC2 | PINC1 | PINC0 | 91 |
| 0x05 (0x25) | PORTB | PORTB7 | PORTB6 | PORTB5 | PORTB4 | PORTB3 | PORTB2 | PORTB1 | PORTB0 | 90 |
| 0x04 (0x24) | DDRB | DDB7 | DDB6 | DDB5 | DDB4 | DDB3 | DDB2 | DDB1 | DDB0 | 90 |
| 0x03 (0x23) | PINB | PINB7 | PINB6 | PINB5 | PINB4 | PINB3 | PINB2 | PINB1 | PINB0 | 91 |
| 0x02 (0x22) | PORTA | PORTA7 | PORTA6 | PORTA5 | PORTA4 | PORTA3 | PORTA2 | PORTA1 | PORTA0 | 90 |
| 0x01 (0x21) | DDRA | DDA7 | DDA6 | DDA5 | DDA4 | DDA3 | DDA2 | DDA1 | DDA0 | 90 |
| 0x00 (0x20) | PINA | PINA7 | PINA6 | PINA5 | PINA4 | PINA3 | PINA2 | PINA1 | PINA0 | 90 |

Notes: 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.

- 2. I/O Registers within the address range 0x00 0x1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions.
- Some of the Status Flags are cleared by writing a logical one to them. Note that, unlike most other AVRs, the CBI and SBI instructions will only operate on the specified bit, and can therefore be used on registers containing such Status Flags. The CBI and SBI instructions work with registers 0x00 to 0x1F only.
- 4. When using the I/O specific commands IN and OUT, the I/O addresses 0x00 0x3F must be used. When addressing I/O Registers as data space using LD and ST instructions, 0x20 must be added to these addresses. The Atmel ATmega169A/169PA/329A/329PA/3290A/3290PA/649A/649P/6490A/6490P is a complex microcontroller with more peripheral units than can be supported within the 64 location reserved in Opcode for the IN and OUT instructions. For the Extended I/O space from 0x60 0xFF in SRAM, only the ST/STS/STD and LD/LDS/LDD instructions can be used.



8. Instruction set summary

| Mnemonics | Operands | Description | Operation | Flags | #Clocks |
|------------------|-------------------|--|--|--------------|---------|
| ARITHMETIC AND L | OGIC INSTRUCTIONS | 3 | - | _ | 4 |
| ADD | Rd, Rr | Add two Registers | $Rd \leftarrow Rd + Rr$ | Z,C,N,V,H | 1 |
| ADC | Rd, Rr | Add with Carry two Registers | $Rd \leftarrow Rd + Rr + C$ | Z,C,N,V,H | 1 |
| ADIW | Rdl,K | Add Immediate to Word | $Rdh:Rdl \leftarrow Rdh:Rdl + K$ | Z,C,N,V,S | 2 |
| SUB | Rd, Rr | Subtract two Registers | $Rd \leftarrow Rd - Rr$ | Z,C,N,V,H | 1 |
| SUBI | Rd, K | Subtract Constant from Register | $Rd \leftarrow Rd - K$ | Z,C,N,V,H | 1 |
| SBC | Rd, Rr | Subtract with Carry two Registers | $Rd \leftarrow Rd - Rr - C$ | Z,C,N,V,H | 1 |
| SBCI | Rd, K | Subtract with Carry Constant from Reg. | $Rd \leftarrow Rd - K - C$ | Z,C,N,V,H | 1 |
| SBIW | Rdl,K | Subtract Immediate from Word | Rdh:Rdl ← Rdh:Rdl - K | Z,C,N,V,S | 2 |
| AND | Rd, Rr | Logical AND Registers | $Rd \leftarrow Rd \bullet Rr$ | Z,N,V | 1 |
| ANDI | Rd, K | Logical AND Register and Constant | $Rd \gets Rd \bullet K$ | Z,N,V | 1 |
| OR | Rd, Rr | Logical OR Registers | $Rd \leftarrow Rd \vee Rr$ | Z,N,V | 1 |
| ORI | Rd, K | Logical OR Register and Constant | $Rd \leftarrow Rd \vee K$ | Z,N,V | 1 |
| EOR | Rd, Rr | Exclusive OR Registers | $Rd \leftarrow Rd \oplus Rr$ | Z,N,V | 1 |
| COM | Rd | One's Complement | $Rd \leftarrow 0xFF - Rd$ | Z,C,N,V | 1 |
| NEG | Rd | Two's Complement | Rd ← 0x00 - Rd | Z,C,N,V,H | 1 |
| SBR | Rd,K | Set Bit(s) in Register | $Rd \leftarrow Rd \vee K$ | Z,N,V | 1 |
| CBR | Rd,K | Clear Bit(s) in Register | $Rd \leftarrow Rd \bullet (0xFF - K)$ | Z,N,V | 1 |
| INC | Rd | Increment | $Rd \leftarrow Rd + 1$ | Z,N,V | 1 |
| DEC | Rd | Decrement | $Rd \leftarrow Rd - 1$ | Z,N,V | 1 |
| TST | Rd | Test for Zero or Minus | $Rd \leftarrow Rd \bullet Rd$ | Z,N,V | 1 |
| CLR | Rd | Clear Register | $Rd \leftarrow Rd \oplus Rd$ | Z,N,V | 1 |
| SER | Rd | Set Register | $Rd \leftarrow 0xFF$ | None | 1 |
| MUL | Rd, Rr | Multiply Unsigned | $R1:R0 \leftarrow Rd \times Rr$ | Z,C | 2 |
| MULS | Rd, Rr | Multiply Signed | $R1:R0 \leftarrow Rd \times Rr$ | Z,C | 2 |
| MULSU | Rd, Rr | Multiply Signed with Unsigned | $R1:R0 \leftarrow Rd x Rr$ | Z,C | 2 |
| FMUL | Rd, Rr | Fractional Multiply Unsigned | $R1:R0 \leftarrow (Rd \times Rr) \le 1$ | Z,C | 2 |
| FMULS | Rd, Rr | Fractional Multiply Signed | $R1:R0 \leftarrow (Rd \times Rr) \le 1$ | Z,C | 2 |
| FMULSU | Rd, Rr | Fractional Multiply Signed with Unsigned | $R1:R0 \leftarrow (Rd \times Rr) \le 1$ | Z,C | 2 |
| BRANCH INSTRUCT | k | Deletion luma | | News | |
| RJMP | ĸ | Relative Jump Indirect Jump to (Z) | $PC \leftarrow PC + k + 1$ $PC \leftarrow Z$ | None | 2 |
| JMP | k | Direct Jump | $PC \leftarrow k$ | None None | 3 |
| RCALL | k | Relative Subroutine Call | $PC \leftarrow PC + k + 1$ | None | 3 |
| ICALL | ĸ | Indirect Call to (Z) | PC←Z | None | 3 |
| CALL | k | Direct Subroutine Call | $PC \leftarrow k$ | None | 4 |
| RET | ĸ | Subroutine Return | PC ← STACK | None | 4 |
| RETI | | Interrupt Return | PC ← STACK | | 4 |
| CPSE | Rd,Rr | Compare, Skip if Equal | if (Rd = Rr) PC \leftarrow PC + 2 or 3 | None | 1/2/3 |
| CP | Rd,Rr | Compare | Rd – Rr | Z, N,V,C,H | 1 |
| CPC | Rd,Rr | Compare with Carry | Rd – Rr – C | Z, N,V,C,H | 1 |
| CPI | Rd,K | Compare Register with Immediate | Rd – K | Z, N,V,C,H | 1 |
| SBRC | Rr, b | Skip if Bit in Register Cleared | if (Rr(b)=0) PC \leftarrow PC + 2 or 3 | None | 1/2/3 |
| SBRS | Rr, b | Skip if Bit in Register is Set | if (Rr(b)=1) PC ← PC + 2 or 3 | None | 1/2/3 |
| SBIC | P, b | Skip if Bit in I/O Register Cleared | if (P(b)=0) PC ← PC + 2 or 3 | None | 1/2/3 |
| SBIS | P, b | Skip if Bit in I/O Register is Set | if (P(b)=1) PC \leftarrow PC + 2 or 3 | None | 1/2/3 |
| BRBS | s, k | Branch if Status Flag Set | if (SREG(s) = 1) then $PC \leftarrow PC+k + 1$ | None | 1/2 |
| BRBC | s, k | Branch if Status Flag Cleared | if (SREG(s) = 0) then $PC \leftarrow PC+k + 1$ | None | 1/2 |
| BREQ | k | Branch if Equal | if (Z = 1) then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRNE | k | Branch if Not Equal | if (Z = 0) then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRCS | k | Branch if Carry Set | if (C = 1) then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRCC | k | Branch if Carry Cleared | if (C = 0) then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRSH | k | Branch if Same or Higher | if (C = 0) then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRLO | k | Branch if Lower | if (C = 1) then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRMI | k | Branch if Minus | if (N = 1) then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRPL | k | Branch if Plus | if (N = 0) then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRGE | k | Branch if Greater or Equal, Signed | if (N \oplus V= 0) then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRLT | k | Branch if Less Than Zero, Signed | if (N \oplus V= 1) then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRHS | k | Branch if Half Carry Flag Set | if (H = 1) then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRHC | k | Branch if Half Carry Flag Cleared | if (H = 0) then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRTS | k | Branch if T Flag Set | if (T = 1) then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRTC | k | Branch if T Flag Cleared | if (T = 0) then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRVS | k | Branch if Overflow Flag is Set | if (V = 1) then PC \leftarrow PC + k + 1 | None | 1/2 |



9.2 Atmel ATmega169PA

| Speed [MHz] ⁽³⁾ | Power supply | Ordering code ⁽²⁾ | Package type ⁽¹⁾ | Operational range |
|----------------------------|--------------|--|--|---|
| 16 | 1.8 - 5.5V | ATmega169PA-AU ATmega169PA-AUR ⁽⁴⁾ ATmega169PA-MU ATmega169PA-MUR ⁽⁴⁾ ATmega169PA-MCH ATmega169PA-MCHR ⁽⁴⁾ | 64A 64A 64M1 64M1 64MC 64MC | Industrial (-40°C to 85°C) |
| | | ATmega169PA-AN ATmega169PA-ANR ⁽⁴⁾ ATmega169PA-MN ATmega169PA-MNR ⁽⁴⁾ | 64A 64A 64M1 64M1 | Extended (-40°C to 105°C) ⁽⁵⁾ |

Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.

2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.

3. For Speed vs. V_{CC} , see Figure 29-1 on page 330.

- 4. Tape & Reel.
- 5. See characterization specification at 105°C.

| Package type |
|---|
| 64-lead, thin (1.0mm) plastic Gull Wing Quad Flat Package (TQFP) |
| 64-pad, 9 × 9 × 1.0mm body, lead pitch 0.50mm, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF) |
| 64-lead (2-row Staggered), 7 × 7 × 1.0mm body, 4.0 × 4.0mm Exposed Pad, Quad Flat No-Lead Package (QFN) |

9.5 Atmel ATmega3290A

| Speed [MHz] ⁽³⁾ | Power supply | Ordering code ⁽²⁾ | Package type ⁽¹⁾ | Operational range |
|----------------------------|--------------|--|-----------------------------|---|
| 20 | 1.8 - 5.5V | ATmega3290A-AU ATmega3290A-AUR ⁽⁴⁾ | 100A 100A | Industrial (-40°C to 85°C) |
| 20 | 1.0 - 5.5V | ATmega3290A-AN ATmega3290A-ANR ⁽⁴⁾ | 100A 100A | Extended (-40°C to 105°C) ⁽⁵⁾ |

Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.

2. Pb-free packaging complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.

3. For Speed vs. V_{CC} see Figure 29-2 on page 330.

4. Tape & Reel.

5. See characterization specification at 105°C.

Package type



9.6 Atmel ATmega3290PA

| Speed [MHz] ⁽³⁾ | Power supply | Ordering code ⁽²⁾ | Package type ⁽¹⁾ | Operational range |
|----------------------------|--------------|--|-----------------------------|---|
| 20 | 1.8 - 5.5V | ATmega3290PA-AU ATmega3290PA-AUR ⁽⁴⁾ | 100A 100A | Industrial (-40°C to 85°C) |
| 20 | | ATmega3290PA-AN ATmega3290PA-ANR ⁽⁴⁾ | 100A 100A | Industrial (-40°C to 105°C) ⁽⁵⁾ |

Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.

2. Pb-free packaging complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.

3. For Speed vs. V_{CC} see Figure 29-2 on page 330.

4. Tape & Reel.

5. See characterization specification at 105°C.

Package type



9.7 Atmel ATmega649A

| Speed [MHz] ⁽³⁾ | Power supply | Ordering code ⁽²⁾ | Package type ⁽¹⁾ | Operational range |
|----------------------------|--------------|--|-----------------------------|-------------------------------|
| 16 | 1.8 - 5.5V | ATmega649A-AU ATmega649A-AUR ⁽⁴⁾ ATmega649A-MU ATmega649A-MUR ⁽⁴⁾ | 64A 64A 64M1 64M1 | Industrial (-40°C to 85°C) |

Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.

2. Pb-free packaging complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.

3. For Speed vs. V_{CC} see Figure 29-1 on page 330.

4. Tape & Reel.

| Package type | | | | |
|--------------|---|--|--|--|
| | 64-lead, 14 × 14 × 1.0mm, Thin Profile Plastic Quad Flat Package (TQFP) | | | |
| | 64-pad, 9 × 9 × 1.0mm, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF) | | | |

9.8 Atmel ATmega649P

| Speed [MHz] ⁽³⁾ | Power supply | Ordering code ⁽²⁾ | Package type ⁽¹⁾ | Operational range |
|----------------------------|--------------|--|-----------------------------|-------------------------------|
| 16 | 1.8 - 5.5 V | ATmega649P-AU ATmega649P-AUR ⁽⁴⁾ ATmega649P-MU ATmega649P-MUR ⁽⁴⁾ | 64A 64A 64M1 64M1 | Industrial (-40°C to 85°C) |

Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.

2. Pb-free packaging complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.

3. For Speed vs. V_{CC} see Figure 29-1 on page 330.

4. Tape & Reel.

| Package type | | | | |
|--------------|---|--|--|--|
| | 64-lead, 14 × 14 × 1.0mm, Thin Profile Plastic Quad Flat Package (TQFP) | | | |
| | 64-pad, 9 × 9 × 1.0mm, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF) | | | |

9.9 Atmel ATmega6490A

| Speed [MHz] ⁽³⁾ | Power supply | Ordering code ⁽²⁾ | Package type ⁽¹⁾ | Operational range |
|----------------------------|--------------|--|-----------------------------|-------------------------------|
| 20 | 1.8 - 5.5V | ATmega6490A-AU ATmega6490A-AUR ⁽⁴⁾ | 100A 100A | Industrial (-40°C to 85°C) |

Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.

2. Pb-free packaging complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.

3. For Speed vs. V_{CC} see Figure 29-2 on page 330.

4. Tape & Reel.

Package type



9.10 Atmel ATmega6490P

| Speed [MHz] ⁽³⁾ | Power supply | Ordering code ⁽²⁾ | Package type ⁽¹⁾ | Operational range |
|----------------------------|--------------|--|-----------------------------|-------------------------------|
| 20 | 1.8 - 5.5V | ATmega6490P-AU ATmega6490P-AUR ⁽⁴⁾ | 100A 100A | Industrial (-40°C to 85°C) |

Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.

2. Pb-free packaging complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.

3. For Speed vs. V_{CC} see Figure 29-2 on page 330.


4. Tape & Reel.

Package Type



10. Packaging Information

10.1 64A



11. Errata

11.1 Atmel ATmega169A

No known errata

11.2 Atmel ATmega169A/169PA Rev. A to F

Not sampled.

11.3 Atmel ATmega169PA Rev. G

No known errata.

11.4 Atmel ATmega329A/329PA rev. A

- · Interrupts may be lost when writing the timer registers in the asynchronous timer
- Using BOD disable will make the chip reset

1. Interrupts may be lost when writing the timer registers in the asynchronous timer

The interrupt will be lost if a timer register that is synchronous timer clock is written when the asynchronous Timer/Counter register (TCNTx) is 0x00.

Problem Fix/ Workaround

Always check that the asynchronous Timer/Counter register neither have the value 0xFF nor 0x00 before writing to the asynchronous Timer Control Register (TCCRx), asynchronous Timer Counter Register (TCNTx), or asynchronous Output Compare Register (OCRx).

2. Using BOD disable will make the chip reset

If the part enters sleep with the BOD turned off with the BOD disable option enabled, a BOD reset will be generated at wakeup and the chip will reset.

Problem Fix/Workaround

Do not use BOD disable

11.5 Atmel ATmega329A/329PA rev. B

Interrupts may be lost when writing the timer registers in the asynchronous timer

1. Interrupts may be lost when writing the timer registers in the asynchronous timer

The interrupt will be lost if a timer register that is synchronous timer clock is written when the asynchronous Timer/Counter register (TCNTx) is 0x00.

Problem Fix/ Workaround

Always check that the asynchronous Timer/Counter register neither have the value 0xFF nor 0x00 before writing to the asynchronous Timer Control Register (TCCRx), asynchronous Timer Counter Register (TCNTx), or asynchronous Output Compare Register (OCRx).



12.5 Rev. 8284B - 03/11

- 1. Updated the datasheet according to the Atmel new Brand Style Guide.
- 2. Updated all "Ordering information" on page 20.
- 3. Updated "Packaging Information" on page 30.

12.6 Rev. 8284A - 10/10

1. Initial revision



Atmel Enabling Unlimited Possibilities[®]



Atmel Corporation 1600 Technology Drive, San Jose, CA 95110 USA T: (+1)(408) 441.0311 F: (+1)(408) 436.4200 | www.atmel.com

Atmel[®], Atmel logo and combinations thereof, Enabling Unlimited Possibilities[®], AVR [®] and others are registered trademarks or trademarks of Atmel Corporation in U.S. and other countries. Other terms and product names may be trademarks of others.

2014 Atmel Corporation. / Rev.: Atmel-8284FS-AVR-ATmega169A/PA/329A/PA/649A/P/3290A/PA/6490A/P-Datasheet 07/2014

DISCLAIMER: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

SAFETY-CRITICAL, MILITARY, AND AUTOMOTIVE APPLICATIONS DISCLAIMER: Atmel products are not designed for and will not be used in connection with any applications where the failure of such products would reasonably be expected to result in significant personal injury or death ("Safety-Critical Applications") without an Atmel officer's specific written consent. Safety-Critical Applications include, without limitation, life support devices and systems, equipment or systems for the operation of nuclear facilities and weapons systems. Atmel products are not designed nor intended for use in military or aerospace applications or environments unless specifically designated by Atmel as military-grade. Atmel products are not designed how intended for use in automotive applications unless specifically designated by Atmel as automotive-grade.