



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	24MHz
Connectivity	I ² C, IrDA, LINbus, Microwire, SmartCard, SPI, SSP, UART/USART
Peripherals	Brown-out Detect/Reset, CapSense, LCD, LVD, POR, PWM, WDT
Number of I/O	21
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 5.5V
Data Converters	A/D 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	25-XFBGA, WLCSP
Supplier Device Package	25-WLCSP (2.02x1.93)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c4024fni-s402t



Contents

Functional Definition	4
CPU and Memory Subsystem	4
System Resources	4
Analog Blocks	5
Programmable Digital Blocks	5
Fixed Function Digital	
GPIO	
Special Function Peripherals	6
Pinouts	
Alternate Pin Functions	8
Power	10
Mode 1: 1.8 V to 5.5 V External Supply	10
Mode 2: 1.8 V ±5% External Supply	10
Development Support	11
Documentation	11
Online	11
Tools	11
Electrical Specifications	12
Absolute Maximum Ratings	
Device Level Specifications	12

Analog Peripherals	16
Digital Peripherals	19
	22
System Resources	22
ering Information	25
	27
	28
	31
-	33
Units of Measure	33
ision History	34
es, Solutions, and Legal Information	35
Worldwide Sales and Design Support	35
Products	35
PSoC® Solutions	35
Cypress Developer Community	35
••	
	Digital Peripherals Memory System Resources ering Information kaging Package Diagrams onyms ument Conventions Units of Measure ision History s, Solutions, and Legal Information Worldwide Sales and Design Support Products PSoC® Solutions



Functional Definition

CPU and Memory Subsystem

CPU

The Cortex-M0+ CPU in the PSoC 4000S is part of the 32-bit MCU subsystem, which is optimized for low-power operation with extensive clock gating. Most instructions are 16 bits in length and the CPU executes a subset of the Thumb-2 instruction set. It includes a nested vectored interrupt controller (NVIC) block with eight interrupt inputs and also includes a Wakeup Interrupt Controller (WIC). The WIC can wake the processor from Deep Sleep mode, allowing power to be switched off to the main processor when the chip is in Deep Sleep mode.

The CPU also includes a debug interface, the serial wire debug (SWD) interface, which is a two-wire form of JTAG. The debug configuration used for PSoC 4000S has four breakpoint (address) comparators and two watchpoint (data) comparators.

Flash

The PSoC 4000S device has a flash module with a flash accelerator, tightly coupled to the CPU to improve average access times from the flash block. The low-power flash block is designed to deliver two wait-state (WS) access time at 48 MHz. The flash accelerator delivers 85% of single-cycle SRAM access performance on average.

SRAM

Four KB of SRAM are provided with zero wait-state access at 48 MHz.

SROM

A supervisory ROM that contains boot and configuration routines is provided.

System Resources

Power System

The power system is described in detail in the section Power on page 10. It provides assurance that voltage levels are as required for each respective mode and either delays mode entry (for example, on power-on reset (POR)) until voltage levels are as required for proper functionality, or generates resets (for example, on brown-out detection). The PSoC 4000S operates with a single external supply over the range of either 1.8 V $\pm 5\%$ (externally regulated) or 1.8 to 5.5 V (internally regulated) and has three different power modes, transitions between which are managed by the power system. The PSoC 4000S provides Active, Sleep, and Deep Sleep low-power modes.

All subsystems are operational in Active mode. The CPU subsystem (CPU, flash, and SRAM) is clock-gated off in Sleep mode, while all peripherals and interrupts are active with instantaneous wake-up on a wake-up event. In Deep Sleep mode, the high-speed clock and associated circuitry is switched off; wake-up from this mode takes 35 µs. The opamps can remain operational in Deep Sleep mode.


Clock System

The PSoC 4000S clock system is responsible for providing clocks to all subsystems that require clocks and for switching between different clock sources without glitching. In addition, the clock system ensures that there are no metastable conditions.

The clock system for the PSoC 4000S consists of the internal main oscillator (IMO), internal low-frequency oscillator (ILO), a 32 kHz Watch Crystal Oscillator (WCO) and provision for an external clock. Clock dividers are provided to generate clocks for peripherals on a fine-grained basis. Fractional dividers are also provided to enable clocking of higher data rates for UARTs.

The HFCLK signal can be divided down to generate synchronous clocks for the analog and digital peripherals. There are eight clock dividers for the PSoC 4000S, two of those are fractional dividers. The 16-bit capability allows flexible generation of fine-grained frequency values, and is fully supported in PSoC Creator.

Figure 2. PSoC 4000S MCU Clocking Architecture



IMO Clock Source

The IMO is the primary source of internal clocking in the PSoC 4000S. It is trimmed during testing to achieve the specified accuracy. The IMO default frequency is 24 MHz and it can be adjusted from 24 to 48 MHz in steps of 4 MHz. The IMO tolerance with Cypress-provided calibration settings is $\pm 2\%$.

ILO Clock Source

The ILO is a very low power, nominally 40-kHz oscillator, which is primarily used to generate clocks for the watchdog timer (WDT) and peripheral operation in Deep Sleep mode. ILO-driven counters can be calibrated to the IMO to improve accuracy. Cypress provides a software component, which does the calibration.

Watch Crystal Oscillator (WCO)

The PSoC 4000S clock subsystem also implements a low-frequency (32-kHz watch crystal) oscillator that can be used for precision timing applications.



Watchdog Timer

A watchdog timer is implemented in the clock block running from the ILO; this allows watchdog operation during Deep Sleep and generates a watchdog reset if not serviced before the set timeout occurs. The watchdog reset is recorded in a Reset Cause register, which is firmware readable.

Reset

The PSoC 4000S can be reset from a variety of sources including a software reset. Reset events are asynchronous and guarantee reversion to a known state. The reset cause is recorded in a register, which is sticky through reset and allows software to determine the cause of the reset. An XRES pin is reserved for external reset by asserting it active low. The XRES pin has an internal pull-up resistor that is always enabled.

Voltage Reference

The PSoC 4000S reference system generates all internally required references. A 1.2-V voltage reference is provided for the comparator. The IDACs are based on a ±5% reference.

Analog Blocks

Low-power Comparators (LPC)

The PSoC 4000S has a pair of low-power comparators, which can also operate in Deep Sleep modes. This allows the analog system blocks to be disabled while retaining the ability to monitor external voltage levels during low-power modes. The comparator outputs are normally synchronized to avoid metastability unless operating in an asynchronous power mode where the system wake-up circuit is activated by a comparator switch event. The LPC outputs can be routed to pins.

Current DACs

The PSoC 4000S has two IDACs, which can drive any of the pins on the chip. These IDACs have programmable current ranges.

Analog Multiplexed Buses

The PSoC 4000S has two concentric independent buses that go around the periphery of the chip. These buses (called amux buses) are connected to firmware-programmable analog switches that allow the chip's internal resources (IDACs, comparator) to connect to any pin on the I/O Ports.

Programmable Digital Blocks

The programmable I/O (Smart I/O) block is a fabric of switches and LUTs that allows Boolean functions to be performed in signals being routed to the pins of a GPIO port. The Smart I/O can perform logical operations on input pins to the chip and on signals going out as outputs.

Fixed Function Digital

Timer/Counter/PWM (TCPWM) Block

The TCPWM block consists of a 16-bit counter with user-programmable period length. There is a capture register to record the count value at the time of an event (which may be an I/O event), a period register that is used to either stop or auto-reload the counter when its count is equal to the period register, and compare registers to generate compare value signals that are used as PWM duty cycle outputs. The block also provides true and complementary outputs with programmable offset between them to allow use as dead-band programmable complementary PWM outputs. It also has a Kill input to force outputs to a predetermined state; for example, this is used in motor drive systems when an over-current state is indicated and the PWM driving the FETs needs to be shut off immediately with no time for software intervention. There are five TCPWM blocks in the PSoC 4000S.

Serial Communication Block (SCB)

The PSoC 4000S has two serial communication blocks, which can be programmed to have SPI, I2C, or UART functionality.

I²C Mode: The hardware I²C block implements a full multi-master and slave interface (it is capable of multi-master arbitration). This block is capable of operating at speeds of up to 400 kbps (Fast Mode) and has flexible buffering options to reduce interrupt overhead and latency for the CPU. It also supports EZI2C that creates a mailbox address range in the memory of the PSoC 4000S and effectively reduces I²C communication to reading from and writing to an array in memory. In addition, the block supports an 8-deep FIFO for receive and transmit which, by increasing the time given for the CPU to read data, greatly reduces the need for clock stretching caused by the CPU not having read data on time.

The I²C peripheral is compatible with the I²C Standard-mode and Fast-mode devices as defined in the NXP I²C-bus specification and user manual (UM10204). The I²C bus I/O is implemented with GPIO in open-drain modes.

The PSoC 4000S is not completely compliant with the I²C spec in the following respect:

■ GPIO cells are not overvoltage tolerant and, therefore, cannot be hot-swapped or powered up independently of the rest of the I²C system.

UART Mode: This is a full-feature UART operating at up to 1 Mbps. It supports automotive single-wire interface (LIN), infrared interface (IrDA), and SmartCard (ISO7816) protocols, all of which are minor variants of the basic UART protocol. In addition, it supports the 9-bit multiprocessor mode that allows addressing of peripherals connected over common RX and TX lines. Common UART functions such as parity error, break detect, and frame error are supported. An 8-deep FIFO allows much greater CPU service latencies to be tolerated.

SPI Mode: The SPI mode supports full Motorola SPI, TI SSP (adds a start pulse used to synchronize SPI Codecs), and National Microwire (half-duplex form of SPI). The SPI block can use the FIFO.



Pinouts

The following table provides the pin list for PSoC 4000S for the 48-pin TQFP, 40-pin QFN, 32-pin QFN, 24-pin QFN, and 25-ball CSP packages. All port pins support GPIO. Pin 11 is a No-Connect in the 48-TQFP.

Table 1. PSoC 4000S Pin List

48	3-TQFP	32	2-QFN	2	4-QFN	2	5-CSP		40-QFN
Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
28	P0.0	17	P0.0	13	P0.0	D1	P0.0	22	P0.0
29	P0.1	18	P0.1	14	P0.1	C3	P0.1	23	P0.1
30	P0.2	19	P0.2					24	P0.2
31	P0.3	20	P0.3					25	P0.3
32	P0.4	21	P0.4	15	P0.4	C2	P0.4	26	P0.4
33	P0.5	22	P0.5	16	P0.5	C1	P0.5	27	P0.5
34	P0.6	23	P0.6	17	P0.6	B1	P0.6	28	P0.6
35	P0.7					B2	P0.7	29	P0.7
36	XRES	24	XRES	18	XRES	В3	XRES	30	XRES
37	VCCD	25	VCCD	19	VCCD	A1	VCCD	31	VCCD
38	VSSD	26	VSSD	20	VSSD	A2	VSS		
39	VDDD	27	VDD	21	VDD	A3	VDD	32	VDDD
40	VDDA	27	VDD	21	VDD	A3	VDD	33	VDDA
41	VSSA	28	VSSA	22	VSSA	A2	VSS	34	VSSA
42	P1.0	29	P1.0					35	P1.0
43	P1.1	30	P1.1					36	P1.1
44	P1.2	31	P1.2	23	P1.2	A4	P1.2	37	P1.2
45	P1.3	32	P1.3	24	P1.3	B4	P1.3	38	P1.3
46	P1.4							39	P1.4
47	P1.5								
48	P1.6								
1	P1.7	1	P1.7	1	P1.7	A5	P1.7	40	P1.7
2	P2.0	2	P2.0	2	P2.0	B5	P2.0	1	P2.0
3	P2.1	3	P2.1	3	P2.1	C5	P2.1	2	P2.1
4	P2.2	4	P2.2					3	P2.2
5	P2.3	5	P2.3					4	P2.3
6	P2.4							5	P2.4
7	P2.5	6	P2.5					6	P2.5
8	P2.6	7	P2.6	4	P2.6	D5	P2.6	7	P2.6
9	P2.7	8	P2.7	5	P2.7	C4	P2.7	8	P2.7
10	VSSD					A2	VSS	9	VSSD
12	P3.0	9	P3.0	6	P3.0	E5	P3.0	10	P3.0
13	P3.1	10	P3.1			D4	P3.1	11	P3.1
14	P3.2	11	P3.2	7	P3.2	E4	P3.2	12	P3.2
16	P3.3	12	P3.3	8	P3.3	D3	P3.3	13	P3.3

Document Number: 002-00123 Rev. *J Page 7 of 35




Port/ Pin	Analog	Smart I/O	Alternate Function 1	Alternate Function 2	Alternate Function 3	Deep Sleep 1	Deep Sleep 2
P1.6							scb[0].spi_select3:1
P1.7							
P2.0		prgio[0].io[0]	tcpwm.line[4]:0	csd.comp	tcpwm.tr_in[4]	scb[1].i2c_scl:1	scb[1].spi_mosi:2
P2.1		prgio[0].io[1]	tcpwm.line_compl[4]:0		tcpwm.tr_in[5]	scb[1].i2c_sda:1	scb[1].spi_miso:2
P2.2		prgio[0].io[2]					scb[1].spi_clk:2
P2.3		prgio[0].io[3]					scb[1].spi_select0:2
P2.4		prgio[0].io[4]	tcpwm.line[0]:1				scb[1].spi_select1:1
P2.5		prgio[0].io[5]	tcpwm.line_compl[0]:1				scb[1].spi_select2:1
P2.6		prgio[0].io[6]	tcpwm.line[1]:1				scb[1].spi_select3:1
P2.7		prgio[0].io[7]	tcpwm.line_compl[1]:1			lpcomp.comp[0]:1	
P3.0		prgio[1].io[0]	tcpwm.line[0]:0	scb[1].uart_rx:1		scb[1].i2c_scl:2	scb[1].spi_mosi:0
P3.1		prgio[1].io[1]	tcpwm.line_compl[0]:0	scb[1].uart_tx:1		scb[1].i2c_sda:2	scb[1].spi_miso:0
P3.2		prgio[1].io[2]	tcpwm.line[1]:0	scb[1].uart_cts:1		cpuss.swd_data	scb[1].spi_clk:0
P3.3		prgio[1].io[3]	tcpwm.line_compl[1]:0	scb[1].uart_rts:1		cpuss.swd_clk	scb[1].spi_select0:0
P3.4		prgio[1].io[4]	tcpwm.line[2]:0		tcpwm.tr_in[6]		scb[1].spi_select1:0
P3.5		prgio[1].io[5]	tcpwm.line_compl[2]:0		tcpwm.tr_in[7]		scb[1].spi_select2:0
P3.6		prgio[1].io[6]	tcpwm.line[3]:0		tcpwm.tr_in[8]		scb[1].spi_select3:0
P3.7		prgio[1].io[7]	tcpwm.line_compl[3]:0		tcpwm.tr_in[9]	lpcomp.comp[1]:1	
P4.0	csd.vref_ext			scb[0].uart_rx:0	tcpwm.tr_in[10]	scb[0].i2c_scl:1	scb[0].spi_mosi:0
P4.1	csd.cshieldpads			scb[0].uart_tx:0	tcpwm.tr_in[11]	scb[0].i2c_sda:1	scb[0].spi_miso:0
P4.2	csd.cmodpad			scb[0].uart_cts:0		lpcomp.comp[0]:0	scb[0].spi_clk:0
P4.3	csd.csh_tank			scb[0].uart_rts:0		lpcomp.comp[1]:0	scb[0].spi_select0:0



Power

The following power system diagram shows the set of power supply pins as implemented for the PSoC 4000S. The system has one regulator in Active mode for the digital circuitry. There is no analog regulator; the analog circuits run directly from the V_{DD} input.

Figure 3. Power Supply Connections



There are two distinct modes of operation. In Mode 1, the supply voltage range is 1.8 V to 5.5 V (unregulated externally; internal regulator operational). In Mode 2, the supply range is $1.8 \text{ V} \pm 5\%$ (externally regulated; 1.71 to 1.89, internal regulator bypassed).

Mode 1: 1.8 V to 5.5 V External Supply

In this mode, the PSoC 4000S is powered by an external power supply that can be anywhere in the range of 1.8 to 5.5 V. This range is also designed for battery-powered operation. For example, the chip can be powered from a battery system that starts at 3.5 V and works down to 1.8 V. In this mode, the internal regulator of the PSoC 4000S supplies the internal logic and its output is connected to the V_{CCD} pin. The VCCD pin must be bypassed to ground via an external capacitor (0.1 $\mu F;\, X5R$ ceramic or better) and must not be connected to anything else.

Mode 2: 1.8 V ±5% External Supply


In this mode, the PSoC 4000S is powered by an external power supply that must be within the range of 1.71 to 1.89 V; note that this range needs to include the power supply ripple too. In this mode, the VDD and VCCD pins are shorted together and bypassed. The internal regulator can be disabled in the firmware.

Bypass capacitors must be used from VDDD to ground. The typical practice for systems in this frequency range is to use a capacitor in the 1- μ F range, in parallel with a smaller capacitor (0.1 μ F, for example). Note that these are simply rules of thumb and that, for critical applications, the PCB layout, lead inductance, and the bypass capacitor parasitic should be simulated to design and obtain optimal bypassing.

An example of a bypass scheme is shown in the following diagram.

Figure 4. External Supply Range from 1.8 V to 5.5 V with Internal Regulator Active

Power supply bypass connections example





Electrical Specifications

Absolute Maximum Ratings

Table 2. Absolute Maximum Ratings^[1]

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID1	V _{DDD_ABS}	Digital supply relative to V _{SS}	-0.5	_	6		_
SID2	V _{CCD_ABS}	Direct digital core voltage input relative to V _{SS}	-0.5	-	1.95	V	_
SID3	V _{GPIO_ABS}	GPIO voltage	-0.5	_	V _{DD} +0.5		_
SID4	I _{GPIO_ABS}	Maximum current per GPIO	-25	_	25		_
SID5	I _{GPIO_injection}	GPIO injection current, Max for $V_{IH} > V_{DDD}$, and Min for $V_{IL} < V_{SS}$	-0.5	-	0.5	mA	Current injected per pin
BID44	ESD_HBM	Electrostatic discharge human body model	2200	-	-	V	_
BID45	ESD_CDM	Electrostatic discharge charged device model	500	-	_		_
BID46	LU	Pin current for latch-up	-140	_	140	mA	_

Device Level Specifications

All specifications are valid for –40 °C \leq T_A \leq 85 °C and T_J \leq 100 °C, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

Table 3. DC Specifications

Typical values measured at V_{DD} = 3.3 V and 25 °C.

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID53	V_{DD}	Power supply input voltage	1.8	-	5.5		Internally regulated supply
SID255	V_{DD}	Power supply input voltage (V _{CCD} = V _{DD} = V _{DDA})	1.71	-	1.89	V	Internally unregulated supply
SID54	V _{CCD}	Output voltage (for core logic)	_	1.8	_		_
SID55	C _{EFC}	External regulator voltage bypass	_	0.1	_		X5R ceramic or better
SID56	C _{EXC}	Power supply bypass capacitor	_	1	_	μF	X5R ceramic or better
Active Mode, \	V _{DD} = 1.8 V to 5.	5 V. Typical values measured at VDD =	: 3.3 V and	25 °C.			
SID10	I _{DD5}	Execute from flash; CPU at 6 MHz	_	1.2	2.0		_
SID16	I _{DD8}	Execute from flash; CPU at 24 MHz	_	2.4	4.0	mA	_
SID19	I _{DD11}	Execute from flash; CPU at 48 MHz	_	4.6	5.9		_
Sleep Mode, V							
SID22	I _{DD17}	I ² C wakeup WDT, and Comparators on	_	1.1	1.6	mA	6 MHz
SID25	I _{DD20}	I ² C wakeup, WDT, and Comparators on	_	1.4	1.9		12 MHz

Note

Document Number: 002-00123 Rev. *J Page 12 of 35

Usage above the absolute maximum conditions listed in Table 2 may cause permanent damage to the device. Exposure to Absolute Maximum conditions for extended
periods of time may affect device reliability. The Maximum Storage Temperature is 150 °C in compliance with JEDEC Standard JESD22-A103, High Temperature
Storage Life. When used below Absolute Maximum conditions but above normal operating conditions, the device may not operate to specification.



Table 6. GPIO AC Specifications

(Guaranteed by Characterization) (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions	
SID74	F _{GPIOUT1}	GPIO F_{OUT} ; 3.3 $V \le V_{DDD} \le 5.5 V$ Fast strong mode	_	-	33		90/10%, 25 pF load, 60/40 duty cycle	
SID75	F _{GPIOUT2}	GPIO F _{OUT} ; 1.71 V≤ V _{DDD} ≤ 3.3 V Fast strong mode	_	_	16.7			90/10%, 25 pF load, 60/40 duty cycle
SID76	F _{GPIOUT3}	GPIO F_{OUT} ; 3.3 $V \le V_{DDD} \le 5.5 V$ Slow strong mode	_	-	7	MHz	90/10%, 25 pF load, 60/40 duty cycle	
SID245	F _{GPIOUT4}	GPIO F_{OUT} ; 1.71 $V \le V_{DDD} \le 3.3 \text{ V}$ Slow strong mode.	_	_	3.5		90/10%, 25 pF load, 60/40 duty cycle	
SID246	F _{GPIOIN}	GPIO input operating frequency; 1.71 V \leq V _{DDD} \leq 5.5 V	-	-	48		90/10% V _{IO}	

XRES

Table 7. XRES DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID77	V _{IH}	Input voltage high threshold	$0.7 \times V_{DDD}$	-	_	V	CMOS Input
SID78	V _{IL}	Input voltage low threshold	_	-	$0.3 \times V_{DDD}$	V	CiviO3 iriput
SID79	R _{PULLUP}	Pull-up resistor	_	60	_	kΩ	_
SID80	C _{IN}	Input capacitance	_	-	7	pF	_
SID81 ^[5]	V _{HYSXRES}	Input voltage hysteresis	_	100	-	mV	Typical hysteresis is 200 mV for V _{DD} > 4.5 V
SID82	I _{DIODE}	Current through protection diode to V _{DD} /V _{SS}	_	-	100	μΑ	

Table 8. XRES AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID83 ^[5]	T _{RESETWIDTH}	Reset pulse width	1	1	1	μs	_
BID194 ^[5]	T _{RESETWAKE}	Wake-up time from reset release	ı	ı	2.7	ms	-

Document Number: 002-00123 Rev. *J

Note
5. Guaranteed by characterization.



CSD

Table 11. CSD and IDAC Specifications

SPEC ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SYS.PER#3	VDD_RIPPLE	Max allowed ripple on power supply, DC to 10 MHz	_	_	±50	mV	$V_{\rm DD}$ > 2 V (with ripple), 25 °C T _A , Sensitivity = 0.1 pF
SYS.PER#16	VDD_RIPPLE_1.8	Max allowed ripple on power supply, DC to 10 MHz	-	-	±25	mV	V_{DD} > 1.75V (with ripple), 25 °C T _A , Parasitic Capaci tance (C _P) < 20 pF, Sensitivity ≥ 0.4 pF
SID.CSD.BLK	ICSD	Maximum block current	-	_	4000	μA	Maximum block current for both IDACs in dynamic (switching) mode including comparators, buffer, and reference generator.
SID.CSD#15	V_{REF}	Voltage reference for CSD and Comparator	0.6	1.2	V _{DDA} - 0.6	V	V _{DDA} - 0.06 or 4.4, whichever is lower
SID.CSD#15A	VREF_EXT	External Voltage reference for CSD and Comparator	0.6		V _{DDA} - 0.6	V	V _{DDA} - 0.06 or 4.4, whichever is lower
SID.CSD#16	IDAC1IDD	IDAC1 (7-bits) block current	-	-	1750	μΑ	
SID.CSD#17	IDAC2IDD	IDAC2 (7-bits) block current	-	-	1750	μΑ	
SID308	VCSD	Voltage range of operation	1.71	-	5.5	V	1.8 V ±5% or 1.8 V to 5.5 \
SID308A	VCOMPIDAC	Voltage compliance range of IDAC	0.6	-	V _{DDA} -0.6	V	V _{DDA} - 0.06 or 4.4, whichever is lower
SID309	IDAC1DNL	DNL	-1	-	1	LSB	
SID310	IDAC1INL	INL	-2	-	2	LSB	INL is ± 5.5 LSB for $V_{DDA} < 2$ V
SID311	IDAC2DNL	DNL	– 1	-	1	LSB	
SID312	IDAC2INL	INL	-2	_	2	LSB	INL is ±5.5 LSB for V _{DDA} < 2 V
SID313	SNR	Ratio of counts of finger to noise. Guaranteed by characterization	5	_	-	Ratio	Capacitance range of 5 to 35 pF, 0.1-pF sensitivity. All use cases. V _{DDA} > 2 V.
SID314	IDAC1CRT1	Output current of IDAC1 (7 bits) in low range	4.2	_	5.4	μA	LSB = 37.5-nA typ.
SID314A	IDAC1CRT2	Output current of IDAC1(7 bits) in medium range	34	_	41	μA	LSB = 300-nA typ.
SID314B	IDAC1CRT3	Output current of IDAC1(7 bits) in high range	275	_	330	μA	LSB = 2.4-μA typ.
SID314C	IDAC1CRT12	Output current of IDAC1 (7 bits) in low range, 2X mode	8	-	10.5	μA	LSB = 75-nA typ.
SID314D	IDAC1CRT22	Output current of IDAC1(7 bits) in medium range, 2X mode	69	-	82	μA	LSB = 600-nA typ.
SID314E	IDAC1CRT32	Output current of IDAC1(7 bits) in high range, 2X mode	540	-	660	μA	LSB = 4.8-μA typ.
SID315	IDAC2CRT1	Output current of IDAC2 (7 bits) in low range	4.2	_	5.4	μA	LSB = 37.5-nA typ.
SID315A	IDAC2CRT2	Output current of IDAC2 (7 bits) in medium range	34	_	41	μA	LSB = 300-nA typ.
SID315B	IDAC2CRT3	Output current of IDAC2 (7 bits) in high range	275	-	330	μA	LSB = 2.4-µA typ.
SID315C	IDAC2CRT12	Output current of IDAC2 (7 bits) in low range, 2X mode	8	_	10.5	μA	LSB = 75-nA typ.
SID315D	IDAC2CRT22	Output current of IDAC2(7 bits) in medium range, 2X mode	69	_	82	μA	LSB = 600-nA typ.
SID315E	IDAC2CRT32	Output current of IDAC2(7 bits) in high range, 2X mode	540	_	660	μA	LSB = 4.8-μA typ.
SID315F	IDAC3CRT13	Output current of IDAC in 8-bit mode in low range	8	-	10.5	μA	LSB = 37.5-nA typ.

Document Number: 002-00123 Rev. *J



Table 11. CSD and IDAC Specifications (continued)

SPEC ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SID315G	IDAC3CRT23	Output current of IDAC in 8-bit mode in medium range	69	_	82	μA	LSB = 300-nA typ.
SID315H	IDAC3CRT33	Output current of IDAC in 8-bit mode in high range	540	_	660	μA	LSB = 2.4-µA typ.
SID320	IDACOFFSET	All zeroes input	-	-	1	LSB	Polarity set by Source or Sink. Offset is 2 LSBs for 37.5 nA/LSB mode
SID321	IDACGAIN	Full-scale error less offset	_	_	±10	%	
SID322	IDACMISMATCH1	Mismatch between IDAC1 and IDAC2 in Low mode	-	-	9.2	LSB	LSB = 37.5-nA typ.
SID322A	IDACMISMATCH2	Mismatch between IDAC1 and IDAC2 in Medium mode	-	-	5.6	LSB	LSB = 300-nA typ.
SID322B	IDACMISMATCH3	Mismatch between IDAC1 and IDAC2 in High mode	-	-	6.8	LSB	LSB = 2.4-µA typ.
SID323	IDACSET8	Settling time to 0.5 LSB for 8-bit IDAC	-	-	10	μs	Full-scale transition. No external load.
SID324	IDACSET7	Settling time to 0.5 LSB for 7-bit IDAC	_	-	10	μs	Full-scale transition. No external load.
SID325	CMOD	External modulator capacitor.	-	2.2	_	nF	5-V rating, X7R or NP0 cap.

Table 12. 10-bit CapSense ADC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SIDA94	A_RES	Resolution	_	_	10	bits	Auto-zeroing is required every millisecond
SIDA95	A_CHNLS_S	Number of channels - single ended	_	-	16		Defined by AMUX Bus.
SIDA97	A-MONO	Monotonicity	-	_	_	Yes	
SIDA98	A_GAINERR	Gain error	-	_	±2	%	In V _{REF} (2.4 V) mode with V _{DDA} bypass capac- itance of 10 µF
SIDA99	A_OFFSET	Input offset voltage	-	-	3	mV	In V _{REF} (2.4 V) mode with V _{DDA} bypass capac- itance of 10 µF
SIDA100	A_ISAR	Current consumption	-	_	0.25	mA	
SIDA101	A_VINS	Input voltage range - single ended	V_{SSA}	-	V_{DDA}	V	
SIDA103	A_INRES	Input resistance	-	2.2	_	ΚΩ	
SIDA104	A_INCAP	Input capacitance	-	20	_	pF	
SIDA106	A_PSRR	Power supply rejection ratio	-	60	-	dB	In V _{REF} (2.4 V) mode with V _{DDA} bypass capac- itance of 10 µF
SIDA107	A_TACQ	Sample acquisition time	-	1	_	μs	
SIDA108	A_CONV8	Conversion time for 8-bit resolution at conversion rate = Fhclk/(2^(N+2)). Clock frequency = 48 MHz.	-	_	21.3	μs	Does not include acquisition time. Equivalent to 44.8 ksps including acquisition time.
SIDA108A	A_CONV10	Conversion time for 10-bit resolution at conversion rate = Fhclk/(2^(N+2)). Clock frequency = 48 MHz.	-	-	85.3	μs	Does not include acquisition time. Equivalent to 11.6 ksps including acquisition time.

Document Number: 002-00123 Rev. *J Page 18 of 35



Table 18. UART DC Specifications^[8]

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID160	I _{UART1}	Block current consumption at 100 Kbps	_	_	55	μΑ	_
SID161	I _{UART2}	Block current consumption at 1000 Kbps	-	_	312	μA	_

Table 19. UART AC Specifications $^{[8]}$

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID162	F _{UART}	Bit rate	1	ı	1	Mbps	-

Table 20. LCD Direct Drive DC Specifications $^{[8]}$

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID154	I _{LCDLOW}	Operating current in low power mode	ı	5	-	μA	16 × 4 small segment disp. at 50 Hz
SID155	C _{LCDCAP}	LCD capacitance per segment/common driver	_	500	5000	pF	-
SID156	LCD _{OFFSET}	Long-term segment offset	-	20	-	mV	-
SID157	I _{LCDOP1}	LCD system operating current Vbias = 5 V	-	2	-	mΛ	32×4 segments. 50 Hz. 25 °C
SID158	I _{LCDOP2}	LCD system operating current Vbias = 3.3 V	_	2	_	mA	32 × 4 segments. 50 Hz. 25 °C

Table 21. LCD Direct Drive AC Specifications^[8]

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID159	F _{LCD}	LCD frame rate	10	50	150	Hz	-

8. Guaranteed by characterization.



Memory

Table 22. Flash DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID173	V_{PE}	Erase and program voltage	1.71	ı	5.5	V	_

Table 23. Flash AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID174	T _{ROWWRITE} ^[9]	Row (block) write time (erase and program)	-	_	20		Row (block) = 128 bytes
SID175	T _{ROWERASE} ^[9]	Row erase time	-	-	16	ms	_
SID176	T _{ROWPROGRAM} ^[9]	Row program time after erase	-	_	4		-
SID178	T _{BULKERASE} ^[9]	Bulk erase time (32 KB)	-	-	35		_
SID180 ^[10]	T _{DEVPROG} ^[9]	Total device program time	_	-	7	Seconds	-
SID181 ^[10]	F _{END}	Flash endurance	100 K	-	_	Cycles	-
SID182 ^[10]	F _{RET}	Flash retention. $T_A \le 55$ °C, 100 K P/E cycles	20	-	_	- Years	_
SID182A ^[10]	_	Flash retention. $T_A \le 85$ °C, 10 K P/E cycles	10	-	_	Tears	_
SID256	TWS48	Number of Wait states at 48 MHz	2	-	_		CPU execution from Flash
SID257	TWS24	Number of Wait states at 24 MHz	1	_	_		CPU execution from Flash

System Resources

Power-on Reset (POR)

Table 24. Power On Reset (PRES)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.CLK#6	SR_POWER_UP	Power supply slew rate	1	1	67	V/ms	At power-up
SID185 ^[10]	V _{RISEIPOR}	Rising trip voltage	0.80	1	1.5	V	_
SID186 ^[10]	V _{FALLIPOR}	Falling trip voltage	0.70	-	1.4		_

Table 25. Brown-out Detect (BOD) for $V_{\mbox{\scriptsize CCD}}$

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID190 ^[10]	V _{FALLPPOR}	BOD trip voltage in active and sleep modes	1.48	1	1.62	V	-
SID192 ^[10]	V _{FALLDPSLP}	BOD trip voltage in Deep Sleep	1.11	ı	1.5		-

Document Number: 002-00123 Rev. *J Page 22 of 35

Notes

9. It can take as much as 20 milliseconds to write to Flash. During this time the device should not be Reset, or Flash operations will be interrupted and cannot be relied on to have completed. Reset sources include the XRES pin, software resets, CPU lockup states and privilege violations, improper power supply levels, and watchdogs. Make certain that these are not inadvertently activated.



Table 31. Watch Crystal Oscillator (WCO) Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SID398	FWCO	Crystal Frequency	_	32.768	_	kHz	
SID399	FTOL	Frequency tolerance	_	50	250	ppm	With 20-ppm crystal
SID400	ESR	Equivalent series resistance	_	50	_	kΩ	
SID401	PD	Drive Level	_	_	1	μW	
SID402	TSTART	Startup time	_	_	500	ms	
SID403	CL	Crystal Load Capacitance	6	_	12.5	pF	
SID404	C0	Crystal Shunt Capacitance	_	1.35	_	pF	
SID405	IWCO1	Operating Current (high power mode)	_	_	8	uA	
SID406	IWCO2	Operating Current (low power mode)	_	_	1	uA	

Table 32. External Clock Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
	•	External clock input frequency	0	_	48	MHz	-
SID306 ^[12]	ExtClkDuty	Duty cycle; measured at V _{DD/2}	45	_	55	%	-

Table 33. Block Specs

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID262 ^[12]	T _{CLKSWITCH}	System clock source switching time	3	-	4	Periods	_

Table 34. Smart I/O Pass-through Time (Delay in Bypass Mode)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SID252	_	Max delay added by Smart I/O in bypass mode	_	_	1.6	ns	

Document Number: 002-00123 Rev. *J Page 24 of 35

Note 12. Guaranteed by characterization.



Ordering Information

The PSoC 4000S part numbers and features are listed in the following table.

Table 35. PSoC 4000S Ordering Information

							Feat	ures						Package				
Category	MPN	Max CPU Speed (MHz)	Flash (KB)	SRAM (KB)	Opamp (CTBm)	CapSense	10-bit CSD ADC	12-bit SAR ADC	LP Comparators	TCPWM Blocks	SCB Blocks	Smart I/Os	GPIO	WLCSP (0.35-mm pitch)	24-Pin QFN	32-Pin QFN	40-Pin QFN	48-Pin TQFP
	CY8C4024FNI-S402	24	16	2	0	0	1	0	2	5	2	8	21	~				
	CY8C4024LQI-S401	24	16	2	0	0	1	0	2	5	2	8	19		~			
	CY8C4024LQI-S402	24	16	2	0	0	1	0	2	5	2	16	27			~		
	CY8C4024LQI-S403	24	16	2	0	0	1	0	2	5	2	16	34				>	
4024	CY8C4024AZI-S403	24	16	2	0	0	1	0	2	5	2	16	36					~
4024	CY8C4024FNI-S412	24	16	2	0	1	1	0	2	5	2	8	21	~				
	CY8C4024LQI-S411	24	16	2	0	1	1	0	2	5	2	8	19		~			
	CY8C4024LQI-S412	24	16	2	0	1	1	0	2	5	2	16	27			~		
	CY8C4024LQI-S413	24	16	2	0	1	1	0	2	5	2	16	34				~	
	CY8C4024AZI-S413	24	16	2	0	1	1	0	2	5	2	16	36					~
	CY8C4025FNI-S402	24	32	4	0	0	1	0	2	5	2	8	21	~				
	CY8C4025LQI-S401	24	32	4	0	0	1	0	2	5	2	8	19		~			
	CY8C4025LQI-S402	24	32	4	0	0	1	0	2	5	2	16	27			~		
4025	CY8C4025AZI-S403	24	32	4	0	0	1	0	2	5	2	16	36					~
4023	CY8C4025FNI-S412	24	32	4	0	1	1	0	2	5	2	8	21	~				
	CY8C4025LQI-S411	24	32	4	0	1	1	0	2	5	2	8	19		~			
	CY8C4025LQI-S412	24	32	4	0	1	1	0	2	5	2	16	27			~		
	CY8C4025AZI-S413	24	32	4	0	1	1	0	2	5	2	16	36					~
	CY8C4045FNI-S412	48	32	4	0	1	1	0	2	5	2	8	21	~				
4045	CY8C4045LQI-S411	48	32	4	0	1	1	0	2	5	2	8	19		~			
4040	CY8C4045LQI-S412	48	32	4	0	1	1	0	2	5	2	16	27			~		
	CY8C4045AZI-S413	48	32	4	0	1	1	0	2	5	2	16	36					~

The nomenclature used in the preceding table is based on the following part numbering convention:


Field	Description	Values	Meaning
CY8C	Cypress Prefix		
4	Architecture	4	PSoC 4
Α	Family	0	4000 Family
В	CPU Speed	2	24 MHz
	o. o opecu	4	48 MHz

Document Number: 002-00123 Rev. *J Page 25 of 35



Field	Description	Values	Meaning
		4	16 KB
С	Flach Capacity	5	32 KB
	Flash Capacity	6	64 KB
		7	128 KB
		AX	TQFP (0.8-mm pitch)
	Package Code	AZ TQFP (0.5-mm pitch)	
DE		LQ	QFN
		PV	SSOP
		FN	CSP
F	Temperature Range	I	Industrial
		S	PSoC 4A-S1, PSoC 4A-S2
S	Silioon Family	М	PSoC 4A-M
3	Silicon Family	L	PSoC 4A-L
		BL	PSoC 4A-BLE
XYZ	Attributes Code	000-999	Code of feature set in the specific family

The following is an example of a part number:





Packaging

The PSoC 4000S will be offered in 48-pin TQFP, 40-pin QFN, 32-pin QFN, 24-pin QFN, and 25-ball WLCSP packages. Package dimensions and Cypress drawing numbers are in the following table.

Table 36. Package List

Spec ID#	Package	Description	Package Dwg
BID20	48-pin TQFP	7 × 7 × 1.4 mm height with 0.5-mm pitch	51-85135
BID27	40-pin QFN	6 × 6 × 0.6 mm height with 0.5-mm pitch	001-80659
BID34A	32-pin QFN	5 × 5 × 0.6 mm height with 0.5-mm pitch	001-42168
BID34	24-pin QFN	4 × 4 × 0.6 mm height with 0.5-mm pitch	001-13937
BID34F	25-ball WLCSP	2.02 × 1.93 × 0.48 mm height with 0.35-mm pitch	002-09957

Table 37. Package Thermal Characteristics

Parameter	Description	Package	Min	Тур	Max	Units
TA	Operating ambient temperature		-40	25	85	°C
TJ	Operating junction temperature		-40	_	100	°C
TJA	Package θ _{JA}	48-pin TQFP	-	73.5	_	°C/Watt
TJC	Package θ _{JC}	48-pin TQFP	-	33.5	_	°C/Watt
TJA	Package θ _{JA}	40-pin QFN	-	17.8	_	°C/Watt
TJC	Package θ _{JC}	40-pin QFN	-	2.8	_	°C/Watt
TJA	Package θ _{JA}	32-pin QFN	-	20.8	_	°C/Watt
TJC	Package θ _{JC}	32-pin QFN	-	5.9	_	°C/Watt
TJA	Package θ _{JA}	24-pin QFN	_	21.7	_	°C/Watt
TJC	Package θ_{JC}	24-pin QFN	_	5.6	_	°C/Watt
TJA	Package θ _{JA}	25-ball WLCSP	_	54.6	_	°C/Watt
TJC	Package θ _{JC}	25-ball WLCSP	_	0.5	_	°C/Watt

Table 38. Solder Reflow Peak Temperature

Package	Maximum Peak Temperature	Maximum Time at Peak Temperature					
All	260 °C	30 seconds					

Table 39. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-020

Package	MSL
All except WLCSP	MSL 3
25-ball WLCSP	MSL 1

Document Number: 002-00123 Rev. *J Page 27 of 35



Package Diagrams

Figure 5. 48-pin TQFP Package Outline





Figure 6. 40-pin QFN Package Outline




NOTES:

- 2. REFERENCE JEDEC # MO-248
- 3. PACKAGE WEIGHT: 68 ±2 mg
- 4. ALL DIMENSIONS ARE IN MILLIMETERS

001-80659 *A



Figure 9. 25-Ball WLCSP



ALL DIMENSIONS ARE IN MM JEDEC Publication 95; Design Guide 4.18 002-09957 **



Table 40. Acronyms Used in this Document (continued)

Acronym	Description
PC	program counter
PCB	printed circuit board
PGA	programmable gain amplifier
PHUB	peripheral hub
PHY	physical layer
PICU	port interrupt control unit
PLA	programmable logic array
PLD	programmable logic device, see also PAL
PLL	phase-locked loop
PMDD	package material declaration data sheet
POR	power-on reset
PRES	precise power-on reset
PRS	pseudo random sequence
PS	port read data register
PSoC [®]	Programmable System-on-Chip™
PSRR	power supply rejection ratio
PWM	pulse-width modulator
RAM	random-access memory
RISC	reduced-instruction-set computing
RMS	root-mean-square
RTC	real-time clock
RTL	register transfer language
RTR	remote transmission request
RX	receive
SAR	successive approximation register
SC/CT	switched capacitor/continuous time
SCL	I ² C serial clock
SDA	I ² C serial data
S/H	sample and hold
SINAD	signal to noise and distortion ratio
SIO	special input/output, GPIO with advanced features. See GPIO.
SOC	start of conversion
SOF	start of frame
SPI	Serial Peripheral Interface, a communications protocol
SR	slew rate
SRAM	static random access memory
SRES	software reset
SWD	serial wire debug, a test protocol

Table 40. Acronyms Used in this Document (continued)

Acronym	Description
SWV	single-wire viewer
TD	transaction descriptor, see also DMA
THD	total harmonic distortion
TIA	transimpedance amplifier
TRM	technical reference manual
TTL	transistor-transistor logic
TX	transmit
UART	Universal Asynchronous Transmitter Receiver, a communications protocol
UDB	universal digital block
USB	Universal Serial Bus
USBIO	USB input/output, PSoC pins used to connect to a USB port
VDAC	voltage DAC, see also DAC, IDAC
WDT	watchdog timer
WOL	write once latch, see also NVL
WRES	watchdog timer reset
XRES	external reset I/O pin
XTAL	crystal

Document Number: 002-00123 Rev. *J Page 32 of 35

Page 33 of 35



Document Conventions

Units of Measure

Table 41. Units of Measure

Symbol	Unit of Measure
°C	degrees Celsius
dB	decibel
fF	femto farad
Hz	hertz
KB	1024 bytes
kbps	kilobits per second
Khr	kilohour
kHz	kilohertz
kΩ	kilo ohm
ksps	kilosamples per second
LSB	least significant bit
Mbps	megabits per second
MHz	megahertz
ΜΩ	mega-ohm
Msps	megasamples per second
μΑ	microampere
μF	microfarad
μH	microhenry
μs	microsecond
μV	microvolt
μW	microwatt
mA	milliampere
ms	millisecond
mV	millivolt
nA	nanoampere
ns	nanosecond
nV	nanovolt
Ω	ohm
pF	picofarad
ppm	parts per million
ps	picosecond
S	second
sps	samples per second
sqrtHz	square root of hertz
V	volt

Document Number: 002-00123 Rev. *J