

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Betuns	
Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	24MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, Microwire, SmartCard, SPI, SSP, UART/USART
Peripherals	Brown-out Detect/Reset, CapSense, LCD, LVD, POR, PWM, WDT
Number of I/O	34
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 5.5V
Data Converters	A/D 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	40-UFQFN Exposed Pad
Supplier Device Package	40-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c4024lqi-s403

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## Contents

Functional Definition	4
CPU and Memory Subsystem	4
System Resources	4
Analog Blocks	5
Programmable Digital Blocks	5
Fixed Function Digital	5
GPIO	6
Special Function Peripherals	6
Pinouts	7
Alternate Pin Functions	8
Power	10
Mode 1: 1.8 V to 5.5 V External Supply	10
Mode 2: 1.8 V ±5% External Supply	10
Development Support	11
Documentation	11
Online	11
Tools	11
Electrical Specifications	
Absolute Maximum Ratings	
Device Level Specifications	

Analog Peripherals	
Digital Peripherals	
Memory	
System Resources	
Ordering Information	
Packaging	
Package Diagrams	
Acronyms	
Document Conventions	
Units of Measure	
Revision History	
Sales, Solutions, and Legal Info	
Worldwide Sales and Design	
Products	• •
PSoC® Solutions	
Cypress Developer Communi	
Technical Support	






Figure 1. Block Diagram

PSoC 4000S devices include extensive support for programming, testing, debugging, and tracing both hardware and firmware.

The ARM Serial-Wire Debug (SWD) interface supports all programming and debug features of the device.

Complete debug-on-chip functionality enables full-device debugging in the final system using the standard production device. It does not require special interfaces, debugging pods, simulators, or emulators. Only the standard programming connections are required to fully support debug.

The PSoC Creator IDE provides fully integrated programming and debug support for the PSoC 4000S devices. The SWD interface is fully compatible with industry-standard third-party tools. The PSoC 4000S family provides a level of security not possible with multi-chip application solutions or with microcontrollers. It has the following advantages:

- Allows disabling of debug features
- Robust flash protection
- Allows customer-proprietary functionality to be implemented in on-chip programmable blocks

The debug circuits are enabled by default and can be disabled in firmware. If they are not enabled, the only way to re-enable them is to erase the entire device, clear flash protection, and reprogram the device with new firmware that enables debugging. Thus firmware control of debugging cannot be over-ridden without erasing the firmware thus providing security.

Additionally, all device interfaces can be permanently disabled (device security) for applications concerned about phishing attacks due to a maliciously reprogrammed device or attempts to defeat security by starting and interrupting flash programming sequences. All programming, debug, and test interfaces are disabled when maximum device security is enabled. Therefore, PSoC 4000S, with device security enabled, may not be returned for failure analysis. This is a trade-off the PSoC 4000S allows the customer to make.



## **Functional Definition**

#### **CPU and Memory Subsystem**

#### CPU

The Cortex-M0+ CPU in the PSoC 4000S is part of the 32-bit MCU subsystem, which is optimized for low-power operation with extensive clock gating. Most instructions are 16 bits in length and the CPU executes a subset of the Thumb-2 instruction set. It includes a nested vectored interrupt controller (NVIC) block with eight interrupt inputs and also includes a Wakeup Interrupt Controller (WIC). The WIC can wake the processor from Deep Sleep mode, allowing power to be switched off to the main processor when the chip is in Deep Sleep mode.

The CPU also includes a debug interface, the serial wire debug (SWD) interface, which is a two-wire form of JTAG. The debug configuration used for PSoC 4000S has four breakpoint (address) comparators and two watchpoint (data) comparators.

#### Flash

The PSoC 4000S device has a flash module with a flash accelerator, tightly coupled to the CPU to improve average access times from the flash block. The low-power flash block is designed to deliver two wait-state (WS) access time at 48 MHz. The flash accelerator delivers 85% of single-cycle SRAM access performance on average.

#### SRAM

Four KB of SRAM are provided with zero wait-state access at 48 MHz.

### SROM

A supervisory ROM that contains boot and configuration routines is provided.

### System Resources

#### Power System

The power system is described in detail in the section Power on page 10. It provides assurance that voltage levels are as required for each respective mode and either delays mode entry (for example, on power-on reset (POR)) until voltage levels are as required for proper functionality, or generates resets (for example, on brown-out detection). The PSoC 4000S operates with a single external supply over the range of either 1.8 V  $\pm$ 5% (externally regulated) or 1.8 to 5.5 V (internally regulated) and has three different power modes, transitions between which are managed by the power system. The PSoC 4000S provides Active, Sleep, and Deep Sleep low-power modes.

All subsystems are operational in Active mode. The CPU subsystem (CPU, flash, and SRAM) is clock-gated off in Sleep mode, while all peripherals and interrupts are active with instantaneous wake-up on a wake-up event. In Deep Sleep mode, the high-speed clock and associated circuitry is switched off; wake-up from this mode takes 35 µs. The opamps can remain operational in Deep Sleep mode.


#### Clock System

The PSoC 4000S clock system is responsible for providing clocks to all subsystems that require clocks and for switching between different clock sources without glitching. In addition, the clock system ensures that there are no metastable conditions.

The clock system for the PSoC 4000S consists of the internal main oscillator (IMO), internal low-frequency oscillator (ILO), a 32 kHz Watch Crystal Oscillator (WCO) and provision for an external clock. Clock dividers are provided to generate clocks for peripherals on a fine-grained basis. Fractional dividers are also provided to enable clocking of higher data rates for UARTs.

The HFCLK signal can be divided down to generate synchronous clocks for the analog and digital peripherals. There are eight clock dividers for the PSoC 4000S, two of those are fractional dividers. The 16-bit capability allows flexible generation of fine-grained frequency values, and is fully supported in PSoC Creator.

#### Figure 2. PSoC 4000S MCU Clocking Architecture



### IMO Clock Source

The IMO is the primary source of internal clocking in the PSoC 4000S. It is trimmed during testing to achieve the specified accuracy. The IMO default frequency is 24 MHz and it can be adjusted from 24 to 48 MHz in steps of 4 MHz. The IMO tolerance with Cypress-provided calibration settings is ±2%.

#### ILO Clock Source

The ILO is a very low power, nominally 40-kHz oscillator, which is primarily used to generate clocks for the watchdog timer (WDT) and peripheral operation in Deep Sleep mode. ILO-driven counters can be calibrated to the IMO to improve accuracy. Cypress provides a software component, which does the calibration.

#### Watch Crystal Oscillator (WCO)

The PSoC 4000S clock subsystem also implements a low-frequency (32-kHz watch crystal) oscillator that can be used for precision timing applications.



#### Watchdog Timer

A watchdog timer is implemented in the clock block running from the ILO; this allows watchdog operation during Deep Sleep and generates a watchdog reset if not serviced before the set timeout occurs. The watchdog reset is recorded in a Reset Cause register, which is firmware readable.

#### Reset

The PSoC 4000S can be reset from a variety of sources including a software reset. Reset events are asynchronous and guarantee reversion to a known state. The reset cause is recorded in a register, which is sticky through reset and allows software to determine the cause of the reset. An XRES pin is reserved for external reset by asserting it active low. The XRES pin has an internal pull-up resistor that is always enabled.

#### Voltage Reference

The PSoC 4000S reference system generates all internally required references. A 1.2-V voltage reference is provided for the comparator. The IDACs are based on a  $\pm 5\%$  reference.

## Analog Blocks

#### Low-power Comparators (LPC)

The PSoC 4000S has a pair of low-power comparators, which can also operate in Deep Sleep modes. This allows the analog system blocks to be disabled while retaining the ability to monitor external voltage levels during low-power modes. The comparator outputs are normally synchronized to avoid metastability unless operating in an asynchronous power mode where the system wake-up circuit is activated by a comparator switch event. The LPC outputs can be routed to pins.

#### Current DACs

The PSoC 4000S has two IDACs, which can drive any of the pins on the chip. These IDACs have programmable current ranges.

#### Analog Multiplexed Buses

The PSoC 4000S has two concentric independent buses that go around the periphery of the chip. These buses (called amux buses) are connected to firmware-programmable analog switches that allow the chip's internal resources (IDACs, comparator) to connect to any pin on the I/O Ports.

### **Programmable Digital Blocks**

The programmable I/O (Smart I/O) block is a fabric of switches and LUTs that allows Boolean functions to be performed in signals being routed to the pins of a GPIO port. The Smart I/O can perform logical operations on input pins to the chip and on signals going out as outputs.

### **Fixed Function Digital**

#### Timer/Counter/PWM (TCPWM) Block

The TCPWM block consists of a 16-bit counter with user-programmable period length. There is a capture register to record the count value at the time of an event (which may be an I/O event), a period register that is used to either stop or auto-reload the counter when its count is equal to the period register, and compare registers to generate compare value signals that are used as PWM duty cycle outputs. The block also provides true and complementary outputs with programmable offset between them to allow use as dead-band programmable complementary PWM outputs. It also has a Kill input to force outputs to a predetermined state; for example, this is used in motor drive systems when an over-current state is indicated and the PWM driving the FETs needs to be shut off immediately with no time for software intervention. There are five TCPWM blocks in the PSoC 4000S.

#### Serial Communication Block (SCB)

The PSoC 4000S has two serial communication blocks, which can be programmed to have SPI, I2C, or UART functionality.

**I<sup>2</sup>C Mode**: The hardware I<sup>2</sup>C block implements a full multi-master and slave interface (it is capable of multi-master arbitration). This block is capable of operating at speeds of up to 400 kbps (Fast Mode) and has flexible buffering options to reduce interrupt overhead and latency for the CPU. It also supports EZI2C that creates a mailbox address range in the memory of the PSoC 4000S and effectively reduces I<sup>2</sup>C communication to reading from and writing to an array in memory. In addition, the block supports an 8-deep FIFO for receive and transmit which, by increasing the time given for the CPU to read data, greatly reduces the need for clock stretching caused by the CPU not having read data on time.

The I<sup>2</sup>C peripheral is compatible with the I<sup>2</sup>C Standard-mode and Fast-mode devices as defined in the NXP I<sup>2</sup>C-bus specification and user manual (UM10204). The I<sup>2</sup>C bus I/O is implemented with GPIO in open-drain modes.

The PSoC 4000S is not completely compliant with the  $I^2C$  spec in the following respect:

GPIO cells are not overvoltage tolerant and, therefore, cannot be hot-swapped or powered up independently of the rest of the I<sup>2</sup>C system.

**UART Mode**: This is a full-feature UART operating at up to 1 Mbps. It supports automotive single-wire interface (LIN), infrared interface (IrDA), and SmartCard (ISO7816) protocols, all of which are minor variants of the basic UART protocol. In addition, it supports the 9-bit multiprocessor mode that allows addressing of peripherals connected over common RX and TX lines. Common UART functions such as parity error, break detect, and frame error are supported. An 8-deep FIFO allows much greater CPU service latencies to be tolerated.

**SPI Mode**: The SPI mode supports full Motorola SPI, TI SSP (adds a start pulse used to synchronize SPI Codecs), and National Microwire (half-duplex form of SPI). The SPI block can use the FIFO.



## GPIO

The PSoC 4000S has up to 36 GPIOs. The GPIO block implements the following:

- Eight drive modes:
  - □ Analog input mode (input and output buffers disabled)
  - □ Input only
  - □ Weak pull-up with strong pull-down
  - □ Strong pull-up with weak pull-down
  - □ Open drain with strong pull-down
  - Open drain with strong pull-up
  - □ Strong pull-up with strong pull-down
  - Weak pull-up with weak pull-down
- Input threshold select (CMOS or LVTTL).
- Individual control of input and output buffer enabling/disabling in addition to the drive strength modes
- Selectable slew rates for dV/dt related noise control to improve EMI

The pins are organized in logical entities called ports, which are 8-bit in width (less for Ports 2 and 3). During power-on and reset, the blocks are forced to the disable state so as not to crowbar any inputs and/or cause excess turn-on current. A multiplexing network known as a high-speed I/O matrix is used to multiplex between various signals that may connect to an I/O pin.

Data output and pin state registers store, respectively, the values to be driven on the pins and the states of the pins themselves.

Every I/O pin can generate an interrupt if so enabled and each I/O port has an interrupt request (IRQ) and interrupt service routine (ISR) vector associated with it (5 for PSoC 4000S).

### **Special Function Peripherals**

#### CapSense

CapSense is supported in the PSoC 4000S through a CapSense Sigma-Delta (CSD) block that can be connected to any pins through an analog multiplex bus via analog switches. CapSense function can thus be provided on any available pin or group of pins in a system under software control. A PSoC Creator component is provided for the CapSense block to make it easy for the user. Shield voltage can be driven on another analog multiplex bus to provide water-tolerance capability. Water tolerance is provided by driving the shield electrode in phase with the sense electrode to keep the shield capacitance from attenuating the sensed input. Proximity sensing can also be implemented.

The CapSense block has two IDACs, which can be used for general purposes if CapSense is not being used (both IDACs are available in that case) or if CapSense is used without water tolerance (one IDAC is available).

The CapSense block also provides a 10-bit Slope ADC function, which can be used in conjunction with the CapSense function.

The CapSense block is an advanced, low-noise, programmable block with programmable voltage references and current source ranges for improved sensitivity and flexibility. It can also use an external reference voltage. It has a full-wave CSD mode that alternates sensing to VDDA and Ground to null out power-supply related noise.

#### LCD Segment Drive

The PSoC 4000S has an LCD controller, which can drive up to 8 commons and up to 28 segments. It uses full digital methods to drive the LCD segments requiring no generation of internal LCD voltages. The two methods used are referred to as Digital Correlation and PWM. Digital Correlation pertains to modulating the frequency and drive levels of the common and segment signals to generate the highest RMS voltage across a segment to light it up or to keep the RMS signal to zero. This method is good for STN displays but may result in reduced contrast with TN (cheaper) displays. PWM pertains to driving the panel with PWM signals to effectively use the capacitance of the panel to provide the integration of the modulated pulse-width to generate the desired LCD voltage. This method results in higher power consumption but can result in better results when driving TN displays. LCD operation is supported during Deep Sleep refreshing a small display buffer (4 bits; 1 32-bit register per port).



#### Table 1. PSoC 4000S Pin List (continued)

48	-TQFP	32	2-QFN	2	4-QFN	25-CSP		40-QFN	
Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
17	P3.4							14	P3.4
18	P3.5							15	P3.5
19	P3.6							16	P3.6
20	P3.7							17	P3.7
21	VDDD								
22	P4.0	13	P4.0	9	P4.0	E3	P4.0	18	P4.0
23	P4.1	14	P4.1	10	P4.1	D2	P4.1	19	P4.1
24	P4.2	15	P4.2	11	P4.2	E2	P4.2	20	P4.2
25	P4.3	16	P4.3	12	P4.3	E1	P4.3	21	P4.3

#### Descriptions of the Pin functions are as follows:

**VDDD**: Power supply for the digital section.

VDDA: Power supply for the analog section.

VSSD, VSSA: Ground pins for the digital and analog sections respectively.

VCCD: Regulated digital supply (1.8 V ±5%)

**VDD:** Power supply to all sections of the chip

**VSS:** Ground for all sections of the chip

### **Alternate Pin Functions**

Each port pin can be assigned to one of multiple functions; it can, for instance, be an analog I/O, a digital peripheral function, an LCD pin, or a CapSense pin. The pin assignments are shown in the following table.

Port/ Pin	Analog	Smart I/O	Alternate Function 1	Alternate Function 2	Alternate Function 3	Deep Sleep 1	Deep Sleep 2
P0.0	lpcomp.in_p[0]				tcpwm.tr_in[0]		scb[0].spi_select1:0
P0.1	lpcomp.in_n[0]				tcpwm.tr_in[1]		scb[0].spi_select2:0
P0.2	lpcomp.in_p[1]						scb[0].spi_select3:0
P0.3	lpcomp.in_n[1]						
P0.4	wco.wco_in			scb[1].uart_rx:0		scb[1].i2c_scl:0	scb[1].spi_mosi:1
P0.5	wco.wco_out			scb[1].uart_tx:0		scb[1].i2c_sda:0	scb[1].spi_miso:1
P0.6			srss.ext_clk	scb[1].uart_cts:0			scb[1].spi_clk:1
P0.7				scb[1].uart_rts:0			scb[1].spi_select0:1
P1.0			tcpwm.line[2]:1	scb[0].uart_rx:1		scb[0].i2c_scl:0	scb[0].spi_mosi:1
P1.1			tcpwm.line_compl[2]:1	scb[0].uart_tx:1		scb[0].i2c_sda:0	scb[0].spi_miso:1
P1.2			tcpwm.line[3]:1	scb[0].uart_cts:1	tcpwm.tr_in[2]		scb[0].spi_clk:1
P1.3			tcpwm.line_compl[3]:1	scb[0].uart_rts:1	tcpwm.tr_in[3]		scb[0].spi_select0:1
P1.4							scb[0].spi_select1:1
P1.5							scb[0].spi_select2:1



## **Development Support**

The PSoC 4000S family has a rich set of documentation, development tools, and online resources to assist you during your development process. Visit www.cypress.com/go/psoc4 to find out more.

### Documentation

A suite of documentation supports the PSoC 4000S family to ensure that you can find answers to your questions quickly. This section contains a list of some of the key documents.

**Software User Guide**: A step-by-step guide for using PSoC Creator. The software user guide shows you how the PSoC Creator build process works in detail, how to use source control with PSoC Creator, and much more.

**Component Datasheets**: The flexibility of PSoC allows the creation of new peripherals (components) long after the device has gone into production. Component data sheets provide all of the information needed to select and use a particular component, including a functional description, API documentation, example code, and AC/DC specifications.

**Application Notes**: PSoC application notes discuss a particular application of PSoC in depth; examples include brushless DC motor control and on-chip filtering. Application notes often include example projects in addition to the application note document.

**Technical Reference Manual**: The Technical Reference Manual (TRM) contains all the technical detail you need to use a PSoC device, including a complete description of all PSoC registers. The TRM is available in the Documentation section at www.cypress.com/psoc4.

#### Online

In addition to print documentation, the Cypress PSoC forums connect you with fellow PSoC users and experts in PSoC from around the world, 24 hours a day, 7 days a week.

#### Tools

With industry standard cores, programming, and debugging interfaces, the PSoC 4000S family is part of a development tool ecosystem. Visit us at www.cypress.com/go/psoccreator for the latest information on the revolutionary, easy to use PSoC Creator IDE, supported third party compilers, programmers, debuggers, and development kits.



## **Electrical Specifications**

### Absolute Maximum Ratings

### Table 2. Absolute Maximum Ratings<sup>[1]</sup>

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID1	V <sub>DDD_ABS</sub>	Digital supply relative to V <sub>SS</sub>	-0.5	I	6		-
SID2	V <sub>CCD_ABS</sub>	Direct digital core voltage input relative to $V_{SS}$	-0.5	-	1.95	V	_
SID3	V <sub>GPIO_ABS</sub>	GPIO voltage	-0.5	-	V <sub>DD</sub> +0.5		-
SID4	I <sub>GPIO_ABS</sub>	Maximum current per GPIO	-25	-	25		-
SID5	I <sub>GPIO_injection</sub>	GPIO injection current, Max for V <sub>IH</sub> > V <sub>DDD</sub> , and Min for V <sub>IL</sub> < V <sub>SS</sub>	-0.5	-	0.5	mA	Current injected per pin
BID44	ESD_HBM	Electrostatic discharge human body model	2200	-	-	V	_
BID45	ESD_CDM	Electrostatic discharge charged device model	500	-	-		_
BID46	LU	Pin current for latch-up	-140	_	140	mA	_

### **Device Level Specifications**

All specifications are valid for –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C and T<sub>J</sub>  $\leq$  100 °C, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

#### Table 3. DC Specifications

Typical values measured at V<sub>DD</sub> = 3.3 V and 25 °C.

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID53	V <sub>DD</sub>	Power supply input voltage	1.8	-	5.5		Internally regulated supply
SID255	V <sub>DD</sub>	Power supply input voltage ( $V_{CCD}$ = $V_{DD}$ = $V_{DDA}$ )	1.71	-	1.89	V	Internally unregulated supply
SID54	V <sub>CCD</sub>	Output voltage (for core logic)	-	1.8	-		-
SID55	C <sub>EFC</sub>	External regulator voltage bypass	_	0.1	_	υE	X5R ceramic or better
SID56	C <sub>EXC</sub>	Power supply bypass capacitor	_	1	_	μF	X5R ceramic or better
Active Mode,	V <sub>DD</sub> = 1.8 V to 5.	5 V. Typical values measured at VDD =	3.3 V and	d 25 °C.			
SID10	I <sub>DD5</sub>	Execute from flash; CPU at 6 MHz	-	1.2	2.0		-
SID16	I <sub>DD8</sub>	Execute from flash; CPU at 24 MHz	-	2.4	4.0	mA	-
SID19	I <sub>DD11</sub>	Execute from flash; CPU at 48 MHz	-	4.6	5.9		-
Sleep Mode, VDDD = 1.8 V to 5.5 V (Regulator on)							
SID22	I <sub>DD17</sub>	I <sup>2</sup> C wakeup WDT, and Comparators on	-	1.1	1.6	mA	6 MHz
SID25	I <sub>DD20</sub>	I <sup>2</sup> C wakeup, WDT, and Comparators on	_	1.4	1.9		12 MHz

Note

Usage above the absolute maximum conditions listed in Table 2 may cause permanent damage to the device. Exposure to Absolute Maximum conditions for extended periods of time may affect device reliability. The Maximum Storage Temperature is 150 °C in compliance with JEDEC Standard JESD22-A103, High Temperature Storage Life. When used below Absolute Maximum conditions but above normal operating conditions, the device may not operate to specification.



GPIO

### Table 5. GPIO DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details/ Conditions
SID57	V <sub>IH</sub> <sup>[3]</sup>	Input voltage high threshold	$0.7\times V_{DDD}$	-	-		CMOS Input
SID58	V <sub>IL</sub>	Input voltage low threshold	-	-	$0.3  imes V_{DDD}$		CMOS Input
SID241	V <sub>IH</sub> <sup>[3]</sup>	LVTTL input, V <sub>DDD</sub> < 2.7 V	$0.7\times V_{DDD}$	-	_		_
SID242	V <sub>IL</sub>	LVTTL input, V <sub>DDD</sub> < 2.7 V	-	-	$0.3 \times V_{DDD}$		-
SID243	V <sub>IH</sub> <sup>[3]</sup>	LVTTL input, $V_{DDD} \ge 2.7 \text{ V}$	2.0	-	-		-
SID244	V <sub>IL</sub>	LVTTL input, $V_{DDD} \ge 2.7 \text{ V}$	_	١	0.8	V	-
SID59	V <sub>OH</sub>	Output voltage high level	V <sub>DDD</sub> -0.6	١	_		$I_{OH}$ = 4 mA at 3 V $V_{DDD}$
SID60	V <sub>OH</sub>	Output voltage high level	V <sub>DDD</sub> -0.5	-	-		$I_{OH}$ = 1 mA at 3 V $V_{DDD}$
SID61	V <sub>OL</sub>	Output voltage low level	-	-	0.6		I <sub>OL</sub> = 4 mA at 1.8 V V <sub>DDD</sub>
SID62	V <sub>OL</sub>	Output voltage low level	-	-	0.6		$I_{OL}$ = 10 mA at 3 V V <sub>DDD</sub>
SID62A	V <sub>OL</sub>	Output voltage low level	-	-	0.4		$I_{OL}$ = 3 mA at 3 V $V_{DDD}$
SID63	R <sub>PULLUP</sub>	Pull-up resistor	3.5	5.6	8.5	kΩ	-
SID64	R <sub>PULLDOWN</sub>	Pull-down resistor	3.5	5.6	8.5	K77	-
SID65	IIL	Input leakage current (absolute value)	-	-	2	nA	25 °C, V <sub>DDD</sub> = 3.0 V
SID66	C <sub>IN</sub>	Input capacitance	-	-	7	pF	-
SID67 <sup>[4]</sup>	V <sub>HYSTTL</sub>	Input hysteresis LVTTL	25	40	-		$V_{DDD} \ge 2.7 \text{ V}$
SID68 <sup>[4]</sup>	V <sub>HYSCMOS</sub>	Input hysteresis CMOS	$0.05 \times V_{DDD}$	-	-	mV	V <sub>DD</sub> < 4.5 V
SID68A <sup>[4]</sup>	V <sub>HYSCMOS5V5</sub>	Input hysteresis CMOS	200	I	-		V <sub>DD</sub> > 4.5 V
SID69 <sup>[4]</sup>	I <sub>DIODE</sub>	Current through protection diode to $V_{DD}/V_{SS}$	-	-	100	μA	-
SID69A <sup>[4]</sup>	I <sub>TOT_GPIO</sub>	Maximum total source or sink chip current	-	_	200	mA	-

## Table 6. GPIO AC Specifications

(Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID70	T <sub>RISEF</sub>	Rise time in fast strong mode	2	Ι	12	ns	3.3 V V <sub>DDD</sub> , Cload = 25 pF
SID71	T <sub>FALLF</sub>	Fall time in fast strong mode	2	-	12		3.3 V V <sub>DDD</sub> , Cload = 25 pF
SID72	T <sub>RISES</sub>	Rise time in slow strong mode	10	-	60	_	3.3 V V <sub>DDD</sub> , Cload = 25 pF
SID73	T <sub>FALLS</sub>	Fall time in slow strong mode	10	_	60	_	3.3 V V <sub>DDD</sub> , Cload = 25 pF

Notes

3. V<sub>IH</sub> must not exceed V<sub>DDD</sub> + 0.2 V.
 4. Guaranteed by characterization.



## Table 6. GPIO AC Specifications

(Guaranteed by Characterization) (continued)

Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details/ Conditions
SID74	F <sub>GPIOUT1</sub>	GPIO $F_{OUT}\!\!\!\!\!\!\!;$ 3.3 V $\leq$ V_{DDD} $\leq$ 5.5 V Fast strong mode	_	-	33		90/10%, 25 pF load, 60/40 duty cycle
SID75	F <sub>GPIOUT2</sub>	GPIO F <sub>OUT</sub> ; 1.71 V≤ V <sub>DDD</sub> ≤ 3.3 V Fast strong mode	_	-	16.7	MHz	90/10%, 25 pF load, 60/40 duty cycle
SID76	F <sub>GPIOUT3</sub>	GPIO $F_{OUT}\!$	-	-	7		90/10%, 25 pF load, 60/40 duty cycle
SID245	F <sub>GPIOUT4</sub>	GPIO $F_{OUT}$ ; 1.71 V $\leq$ V <sub>DDD</sub> $\leq$ 3.3 V Slow strong mode.	_	-	3.5		90/10%, 25 pF load, 60/40 duty cycle
SID246	F <sub>GPIOIN</sub>	GPIO input operating frequency; 1.71 V $\leq$ V_{DDD} $\leq$ 5.5 V	_	_	48		90/10% V <sub>IO</sub>

XRES

## Table 7. XRES DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID77	V <sub>IH</sub>	Input voltage high threshold	$0.7 \times V_{DDD}$	-	-	V	CMOS Input
SID78	V <sub>IL</sub>	Input voltage low threshold	-	-	$0.3 \times V_{DDD}$	v	
SID79	R <sub>PULLUP</sub>	Pull-up resistor	-	60	-	kΩ	-
SID80	C <sub>IN</sub>	Input capacitance	-	-	7	pF	-
SID81 <sup>[5]</sup>	V <sub>HYSXRES</sub>	Input voltage hysteresis	-	100	-	mV	Typical hysteresis is 200 mV for V <sub>DD</sub> > 4.5 V
SID82	IDIODE	Current through protection diode to $V_{DD}/V_{SS}$	_	_	100	μA	

### Table 8. XRES AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID83 <sup>[5]</sup>	T <sub>RESETWIDTH</sub>	Reset pulse width	1	-	-	μs	-
BID194 <sup>[5]</sup>	T <sub>RESETWAKE</sub>	Wake-up time from reset release	_	Ι	2.7	ms	-



## Table 12. 10-bit CapSense ADC Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details/Conditions
SIDA109	A_SND	Signal-to-noise and Distortion ratio (SINAD)	-	61	_	dB	With 10-Hz input sine wave, external 2.4-V reference, V <sub>REF</sub> (2.4 V) mode
SIDA110	A_BW	Input bandwidth without aliasing	-	-	22.4	kHz	8-bit resolution
SIDA111	A_INL	Integral Non Linearity. 1 ksps	-	-	2	LSB	V <sub>REF</sub> = 2.4 V or greater
SIDA112	A_DNL	Differential Non Linearity. 1 ksps	-	_	1	LSB	

## **Digital Peripherals**

Timer Counter Pulse-Width Modulator (TCPWM)

## Table 13. TCPWM Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.TCPWM.1	ITCPWM1	Block current consumption at 3 MHz	-	-	45		All modes (TCPWM)
SID.TCPWM.2	ITCPWM2	Block current consumption at 12 MHz	-	-	155	μA	All modes (TCPWM)
SID.TCPWM.2A	ITCPWM3	Block current consumption at 48 MHz	-	-	650		All modes (TCPWM)
SID.TCPWM.3	TCPWM <sub>FREQ</sub>	Operating frequency	_	_	Fc	MHz	Fc max = CLK_SYS Maximum = 48 MHz
SID.TCPWM.4	TPWM <sub>ENEXT</sub>	Input trigger pulse width	2/Fc	-	_		For all trigger events <sup>[6]</sup>
SID.TCPWM.5	TPWM <sub>EXT</sub>	Output trigger pulse widths	2/Fc	_	_		Minimum possible width of Overflow, Underflow, and CC (Counter equals Compare value) outputs
SID.TCPWM.5A	TC <sub>RES</sub>	Resolution of counter	1/Fc	_	_	ns	Minimum time between successive counts
SID.TCPWM.5B	PWM <sub>RES</sub>	PWM resolution	1/Fc	_	_		Minimum pulse width of PWM Output
SID.TCPWM.5C	Q <sub>RES</sub>	Quadrature inputs resolution	1/Fc	_	_		Minimum pulse width between Quadrature phase inputs



## ľΖ

## Table 14. Fixed I<sup>2</sup>C DC Specifications<sup>[7]</sup>

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID149	I <sub>I2C1</sub>	Block current consumption at 100 kHz	-	-	50		_
SID150	I <sub>I2C2</sub>	Block current consumption at 400 kHz	-	-	135	μA	-
SID151	I <sub>I2C3</sub>	Block current consumption at 1 Mbps	-	-	310		-
SID152	I <sub>I2C4</sub>	I <sup>2</sup> C enabled in Deep Sleep mode	-	-	1.4		

## Table 15. Fixed I<sup>2</sup>C AC Specifications<sup>[7]</sup>

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID153	F <sub>I2C1</sub>	Bit rate	-	-	1	Msps	-

## Table 16. SPI DC Specifications<sup>[7]</sup>

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID163	ISPI1	Block current consumption at 1 Mbps	-	-	360		-
SID164	ISPI2	Block current consumption at 4 Mbps	-	-	560	μA	-
SID165	ISPI3	Block current consumption at 8 Mbps	-	-	600		_

## Table 17. SPI AC Specifications<sup>[7]</sup>

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions			
SID166	FSPI	SPI operating frequency (Master; 6X Oversampling)	-	-	8	MHz				
Fixed SPI M	ixed SPI Master Mode AC Specifications									
SID167	TDMO	MOSI Valid after SClock driving edge	_	_	15		_			
SID168	TDSI	MISO Valid before SClock capturing edge	20	-	-	ns	Full clock, late MISO sampling			
SID169	тнмо	Previous MOSI data hold time	0	-	-		Referred to Slave capturing edge			
Fixed SPI S	lave Mode AC	Specifications								
SID170	томі	MOSI Valid before Sclock Capturing edge	40	-	-		_			
SID171	TDSO	MISO Valid after Sclock driving edge	-	-	42 + 3*Tcpu	ns	T <sub>CPU</sub> = 1/F <sub>CPU</sub>			
SID171A	TDSO_EXT	MISO Valid after Sclock driving edge in Ext. Clk mode	-	-	48		_			
SID172	THSO	Previous MISO data hold time	0	_	-		-			
SID172A	TSSELSSCK	SSEL Valid to first SCK Valid edge	-	-	100	ns	-			



## Table 18. UART DC Specifications<sup>[8]</sup>

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID160	I <sub>UART1</sub>	Block current consumption at 100 Kbps	-	-	55	μA	_
SID161	I <sub>UART2</sub>	Block current consumption at 1000 Kbps	_	_	312	μA	-

## Table 19. UART AC Specifications<sup>[8]</sup>

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID162	F <sub>UART</sub>	Bit rate	-	Ι	1	Mbps	-

## Table 20. LCD Direct Drive DC Specifications<sup>[8]</sup>

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID154	I <sub>LCDLOW</sub>	Operating current in low power mode	-	5	-	μA	$16 \times 4$ small segment disp. at 50 Hz
SID155	C <sub>LCDCAP</sub>	LCD capacitance per segment/common driver	-	500	5000	pF	-
SID156	LCD <sub>OFFSET</sub>	Long-term segment offset	-	20	-	mV	-
SID157	I <sub>LCDOP1</sub>	LCD system operating current Vbias = 5 V	-	2	_	mA	$32 \times 4$ segments. 50 Hz. 25 °C
SID158	I <sub>LCDOP2</sub>	LCD system operating current Vbias = 3.3 V	_	2	_	ШA	$32 \times 4$ segments. 50 Hz. 25 °C

## Table 21. LCD Direct Drive AC Specifications<sup>[8]</sup>

Spec ID	Parameter	Description	Min	Тур	Max	Units	<b>Details/Conditions</b>
SID159	F <sub>LCD</sub>	LCD frame rate	10	50	150	Hz	_



## Memory

#### Table 22. Flash DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID173	V <sub>PE</sub>	Erase and program voltage	1.71	-	5.5	V	-

## Table 23. Flash AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID174	T <sub>ROWWRITE</sub> <sup>[9]</sup>	Row (block) write time (erase and program)	-	-	20		Row (block) = 128 bytes
SID175	T <sub>ROWERASE</sub> <sup>[9]</sup>	Row erase time	-	-	16	ms	-
SID176	T <sub>ROWPROGRAM</sub> <sup>[9]</sup>	Row program time after erase	-	_	4		-
SID178		Bulk erase time (32 KB)	-	_	35		-
SID180 <sup>[10]</sup>	T <sub>DEVPROG</sub> <sup>[9]</sup>	Total device program time	-	-	7	Seconds	-
SID181 <sup>[10]</sup>	F <sub>END</sub>	Flash endurance	100 K	-	-	Cycles	-
SID182 <sup>[10]</sup>		Flash retention. $T_A \le 55 \degree$ C, 100 K P/E cycles	20	_	-	Years	-
SID182A <sup>[10]</sup>	-	Flash retention. $T_A \le 85 \text{ °C}$ , 10 K P/E cycles	10	_	-	Tears	_
SID256	TWS48	Number of Wait states at 48 MHz	2	_	_		CPU execution from Flash
SID257	TWS24	Number of Wait states at 24 MHz	1	_	_		CPU execution from Flash

### System Resources

#### Power-on Reset (POR)

### Table 24. Power On Reset (PRES)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.CLK#6	SR_POWER_UP	Power supply slew rate	1	-	67	V/ms	At power-up
SID185 <sup>[10]</sup>	V <sub>RISEIPOR</sub>	Rising trip voltage	0.80	-	1.5	V	-
SID186 <sup>[10]</sup>	V <sub>FALLIPOR</sub>	Falling trip voltage	0.70	-	1.4		-

## Table 25. Brown-out Detect (BOD) for $V_{\mbox{\scriptsize CCD}}$

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
	V <sub>FALLPPOR</sub>	BOD trip voltage in active and sleep modes	1.48	Ι	1.62	V	_
SID192 <sup>[10]</sup>	V <sub>FALLDPSLP</sub>	BOD trip voltage in Deep Sleep	1.11		1.5		_

Notes
 9. It can take as much as 20 milliseconds to write to Flash. During this time the device should not be Reset, or Flash operations will be interrupted and cannot be relied on to have completed. Reset sources include the XRES pin, software resets, CPU lockup states and privilege violations, improper power supply levels, and watchdogs. Make certain that these are not inadvertently activated.



Spec ID#	Parameter	Description		Тур	Max	Units	Details / Conditions
SID398	FWCO	Crystal Frequency	-	32.768	-	kHz	
SID399	FTOL	Frequency tolerance	-	50	250	ppm	With 20-ppm crystal
SID400	ESR	Equivalent series resistance	-	50	-	kΩ	
SID401	PD	Drive Level	-	-	1	μW	
SID402	TSTART	Startup time	-	-	500	ms	
SID403	CL	Crystal Load Capacitance	6	-	12.5	pF	
SID404	C0	Crystal Shunt Capacitance	– 1.35 – pF		pF		
SID405	IWCO1	Operating Current (high power mode)	-	-	8	uA	
SID406	IWCO2	Operating Current (low power mode)	-	-	1	uA	

#### Table 31. Watch Crystal Oscillator (WCO) Specifications

## Table 32. External Clock Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
	1	External clock input frequency	0	-	48	MHz	-
SID306 <sup>[12]</sup>	ExtClkDuty	Duty cycle; measured at V <sub>DD/2</sub>	45	-	55	%	-

### Table 33. Block Specs

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID262 <sup>[12]</sup>	T <sub>CLKSWITCH</sub>	System clock source switching time	3	-	4	Periods	-

## Table 34. Smart I/O Pass-through Time (Delay in Bypass Mode)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SID252	PRG_BYPASS	Max delay added by Smart I/O in bypass mode	-	-	1.6	ns	



## Package Diagrams




Figure 6. 40-pin QFN Package Outline

TOP VIEW

6.00 ±0.10

PIN 1 DOT

31

30

21

20

±0.10

6.00


40

Ο

11

0.08

BOTTOM VIEW



NOTES:

10

1. XXX HATCH AREA IS SOLDERABLE EXPOSED PAD

2. REFERENCE JEDEC # MO-248

3. PACKAGE WEIGHT: 68 ±2 mg

4. ALL DIMENSIONS ARE IN MILLIMETERS

001-80659 \*A







Figure 7. 32-pin QFN Package Outline

Figure 8. 24-pin QFN Package Outline




The center pad on the QFN package should be connected to ground (VSS) for best mechanical, thermal, and electrical performance. If not connected to ground, it should be electrically floating and not connected to any other signal.



### Figure 9. 25-Ball WLCSP







TOP VIEW

<u>SIDE VIEW</u>

## BOTTOM VIEW





ALL DIMENSIONS ARE IN MM JEDEC Publication 95; Design Guide 4.18 002-09957 \*\*



Acronym	Description			
PC	program counter			
PCB	printed circuit board			
PGA	programmable gain amplifier			
PHUB	peripheral hub			
PHY	physical layer			
PICU	port interrupt control unit			
PLA	programmable logic array			
PLD	programmable logic device, see also PAL			
PLL	phase-locked loop			
PMDD	package material declaration data sheet			
POR	power-on reset			
PRES	precise power-on reset			
PRS	pseudo random sequence			
PS	port read data register			
PSoC <sup>®</sup>	Programmable System-on-Chip™			
PSRR	power supply rejection ratio			
PWM	pulse-width modulator			
RAM	random-access memory			
RISC	reduced-instruction-set computing			
RMS	root-mean-square			
RTC	real-time clock			
RTL	register transfer language			
RTR	remote transmission request			
RX	receive			
SAR	successive approximation register			
SC/CT	switched capacitor/continuous time			
SCL	I <sup>2</sup> C serial clock			
SDA	I <sup>2</sup> C serial data			
S/H	sample and hold			
SINAD	signal to noise and distortion ratio			
SIO	special input/output, GPIO with advanced features. See GPIO.			
SOC	start of conversion			
SOF	start of frame			
SPI	Serial Peripheral Interface, a communications protocol			
SR	slew rate			
SRAM	static random access memory			
SRES	software reset			
SWD	serial wire debug, a test protocol			

### Table 40. Acronyms Used in this Document (continued)

#### Acronym Description SWV single-wire viewer TD transaction descriptor, see also DMA THD total harmonic distortion TIA transimpedance amplifier TRM technical reference manual TTL transistor-transistor logic ΤХ transmit UART Universal Asynchronous Transmitter Receiver, a communications protocol UDB universal digital block USB Universal Serial Bus USBIO USB input/output, PSoC pins used to connect to a USB port VDAC voltage DAC, see also DAC, IDAC WDT watchdog timer WOL write once latch, see also NVL WRES watchdog timer reset XRES external reset I/O pin XTAL crystal

Table 40. Acronyms Used in this Document (continued)



# **Revision History**

Descriptio Document	n Title: PSo Number: 00	C <sup>®</sup> 4: PSoC 2-00123	4000S Family	Datasheet Programmable System-on-Chip (PSoC)
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	4883809	WKA	08/28/2015	New datasheet
*A	4992376	WKA	10/30/2015	Updated Pinouts. Added $V_{DDD} \ge 2.2V$ at -40 °C under Conditions for specs SID247A, SID90, SID92. Updated Table 12. Updated Ordering Information.
*B	5037826	SLAN	12/08/2015	Changed datasheet status to Preliminary
*C	5104369	WKA	01/27/2016	Added Errata. Added 25 WLCSP package details. Updated theta $J_A$ and $J_C$ values for all packages.
*D	5139206	WKA	02/16/2016	Updated copyright information at the end of the document.
*E	5173961	WKA	03/15/2016	Updated Pinouts. Updated values for SID79, BID194. SID175, and SID176. Updated CSD and IDAC Specifications. Updated 10-bit CapSense ADC Specifications.
*F	5268662	WKA	05/12/2016	Updated Alternate Pin Functions. Updated the following specs: SID310, SID312, SID313, SID314, SID314C, SID314D, SID314E, SID315, SID315C, SID315D, SID315E, SID322A, SID322B, SIDA109. Removed Errata section. Updated the Cypress logo and copyright information based on the template.
*G	5330930	WKA	07/27/2016	Updated LCD Segment Drive. Updated SID60 conditions. Updated IDD specs. Corrected package dimensions for WLCSP package and added WLCSP MSL condition. Moved datasheet status to Final.
*H	5415365	WKA	09/14/2016	Added 40-pin QFN pin and package details. Updated IDD spec values in DC Specifications.
*	5561833	WKA	01/09/2017	Changed PRGIO references to Smart I/O.
*J	5704046	GNKK	04/26/2017	Updated the Cypress logo and copyright information.