



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	24MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, Microwire, SmartCard, SPI, SSP, UART/USART
Peripherals	Brown-out Detect/Reset, CapSense, LCD, LVD, POR, PWM, WDT
Number of I/O	27
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 5.5V
Data Converters	A/D 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-QFN Exposed Pad
Supplier Device Package	32-QFN (5x5)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/cy8c4024lqi-s412t">https://www.e-xfl.com/product-detail/infineon-technologies/cy8c4024lqi-s412t</a>

## Contents

<b>Functional Definition</b> .....	<b>4</b>	Analog Peripherals .....	16
CPU and Memory Subsystem .....	4	Digital Peripherals .....	19
System Resources .....	4	Memory .....	22
Analog Blocks .....	5	System Resources .....	22
Programmable Digital Blocks .....	5	<b>Ordering Information</b> .....	<b>25</b>
Fixed Function Digital .....	5	<b>Packaging</b> .....	<b>27</b>
GPIO .....	6	Package Diagrams .....	28
Special Function Peripherals .....	6	<b>Acronyms</b> .....	<b>31</b>
<b>Pinouts</b> .....	<b>7</b>	<b>Document Conventions</b> .....	<b>33</b>
Alternate Pin Functions .....	8	Units of Measure .....	33
<b>Power</b> .....	<b>10</b>	<b>Revision History</b> .....	<b>34</b>
Mode 1: 1.8 V to 5.5 V External Supply .....	10	<b>Sales, Solutions, and Legal Information</b> .....	<b>35</b>
Mode 2: 1.8 V ±5% External Supply .....	10	Worldwide Sales and Design Support .....	35
<b>Development Support</b> .....	<b>11</b>	Products .....	35
Documentation .....	11	PSoC® Solutions .....	35
Online .....	11	Cypress Developer Community .....	35
Tools .....	11	Technical Support .....	35
<b>Electrical Specifications</b> .....	<b>12</b>		
Absolute Maximum Ratings .....	12		
Device Level Specifications .....	12		

**Figure 1. Block Diagram**


PSoC 4000S devices include extensive support for programming, testing, debugging, and tracing both hardware and firmware.

The ARM Serial-Wire Debug (SWD) interface supports all programming and debug features of the device.

Complete debug-on-chip functionality enables full-device debugging in the final system using the standard production device. It does not require special interfaces, debugging pods, simulators, or emulators. Only the standard programming connections are required to fully support debug.

The PSoC Creator IDE provides fully integrated programming and debug support for the PSoC 4000S devices. The SWD interface is fully compatible with industry-standard third-party tools. The PSoC 4000S family provides a level of security not possible with multi-chip application solutions or with microcontrollers. It has the following advantages:

- Allows disabling of debug features
- Robust flash protection
- Allows customer-proprietary functionality to be implemented in on-chip programmable blocks

The debug circuits are enabled by default and can be disabled in firmware. If they are not enabled, the only way to re-enable them is to erase the entire device, clear flash protection, and reprogram the device with new firmware that enables debugging. Thus firmware control of debugging cannot be over-ridden without erasing the firmware thus providing security.

Additionally, all device interfaces can be permanently disabled (device security) for applications concerned about phishing attacks due to a maliciously reprogrammed device or attempts to defeat security by starting and interrupting flash programming sequences. All programming, debug, and test interfaces are disabled when maximum device security is enabled. Therefore, PSoC 4000S, with device security enabled, may not be returned for failure analysis. This is a trade-off the PSoC 4000S allows the customer to make.

## GPIO

The PSoC 4000S has up to 36 GPIOs. The GPIO block implements the following:

- Eight drive modes:
  - Analog input mode (input and output buffers disabled)
  - Input only
  - Weak pull-up with strong pull-down
  - Strong pull-up with weak pull-down
  - Open drain with strong pull-down
  - Open drain with strong pull-up
  - Strong pull-up with strong pull-down
  - Weak pull-up with weak pull-down
- Input threshold select (CMOS or LVTTL).
- Individual control of input and output buffer enabling/disabling in addition to the drive strength modes
- Selectable slew rates for dV/dt related noise control to improve EMI

The pins are organized in logical entities called ports, which are 8-bit in width (less for Ports 2 and 3). During power-on and reset, the blocks are forced to the disable state so as not to crowbar any inputs and/or cause excess turn-on current. A multiplexing network known as a high-speed I/O matrix is used to multiplex between various signals that may connect to an I/O pin.

Data output and pin state registers store, respectively, the values to be driven on the pins and the states of the pins themselves.

Every I/O pin can generate an interrupt if so enabled and each I/O port has an interrupt request (IRQ) and interrupt service routine (ISR) vector associated with it (5 for PSoC 4000S).

## Special Function Peripherals

### CapSense

CapSense is supported in the PSoC 4000S through a CapSense Sigma-Delta (CSD) block that can be connected to any pins through an analog multiplex bus via analog switches. CapSense function can thus be provided on any available pin or group of pins in a system under software control. A PSoC Creator component is provided for the CapSense block to make it easy for the user.

Shield voltage can be driven on another analog multiplex bus to provide water-tolerance capability. Water tolerance is provided by driving the shield electrode in phase with the sense electrode to keep the shield capacitance from attenuating the sensed input. Proximity sensing can also be implemented.

The CapSense block has two IDACs, which can be used for general purposes if CapSense is not being used (both IDACs are available in that case) or if CapSense is used without water tolerance (one IDAC is available).

The CapSense block also provides a 10-bit Slope ADC function, which can be used in conjunction with the CapSense function.

The CapSense block is an advanced, low-noise, programmable block with programmable voltage references and current source ranges for improved sensitivity and flexibility. It can also use an external reference voltage. It has a full-wave CSD mode that alternates sensing to VDDA and Ground to null out power-supply related noise.

### LCD Segment Drive


The PSoC 4000S has an LCD controller, which can drive up to 8 commons and up to 28 segments. It uses full digital methods to drive the LCD segments requiring no generation of internal LCD voltages. The two methods used are referred to as Digital Correlation and PWM. Digital Correlation pertains to modulating the frequency and drive levels of the common and segment signals to generate the highest RMS voltage across a segment to light it up or to keep the RMS signal to zero. This method is good for STN displays but may result in reduced contrast with TN (cheaper) displays. PWM pertains to driving the panel with PWM signals to effectively use the capacitance of the panel to provide the integration of the modulated pulse-width to generate the desired LCD voltage. This method results in higher power consumption but can result in better results when driving TN displays. LCD operation is supported during Deep Sleep refreshing a small display buffer (4 bits; 1 32-bit register per port).

Port/ Pin	Analog	Smart I/O	Alternate Function 1	Alternate Function 2	Alternate Function 3	Deep Sleep 1	Deep Sleep 2
P1.6							scb[0].spi_select3:1
P1.7							
P2.0		prgio[0].io[0]	tcpwm.line[4]:0	csd.comp	tcpwm.tr_in[4]	scb[1].i2c_scl:1	scb[1].spi_mosi:2
P2.1		prgio[0].io[1]	tcpwm.line_compl[4]:0		tcpwm.tr_in[5]	scb[1].i2c_sda:1	scb[1].spi_miso:2
P2.2		prgio[0].io[2]					scb[1].spi_clk:2
P2.3		prgio[0].io[3]					scb[1].spi_select0:2
P2.4		prgio[0].io[4]	tcpwm.line[0]:1				scb[1].spi_select1:1
P2.5		prgio[0].io[5]	tcpwm.line_compl[0]:1				scb[1].spi_select2:1
P2.6		prgio[0].io[6]	tcpwm.line[1]:1				scb[1].spi_select3:1
P2.7		prgio[0].io[7]	tcpwm.line_compl[1]:1			lpcomp.comp[0]:1	
P3.0		prgio[1].io[0]	tcpwm.line[0]:0	scb[1].uart_rx:1		scb[1].i2c_scl:2	scb[1].spi_mosi:0
P3.1		prgio[1].io[1]	tcpwm.line_compl[0]:0	scb[1].uart_tx:1		scb[1].i2c_sda:2	scb[1].spi_miso:0
P3.2		prgio[1].io[2]	tcpwm.line[1]:0	scb[1].uart_cts:1		cpuss.swd_data	scb[1].spi_clk:0
P3.3		prgio[1].io[3]	tcpwm.line_compl[1]:0	scb[1].uart_rts:1		cpuss.swd_clk	scb[1].spi_select0:0
P3.4		prgio[1].io[4]	tcpwm.line[2]:0		tcpwm.tr_in[6]		scb[1].spi_select1:0
P3.5		prgio[1].io[5]	tcpwm.line_compl[2]:0		tcpwm.tr_in[7]		scb[1].spi_select2:0
P3.6		prgio[1].io[6]	tcpwm.line[3]:0		tcpwm.tr_in[8]		scb[1].spi_select3:0
P3.7		prgio[1].io[7]	tcpwm.line_compl[3]:0		tcpwm.tr_in[9]	lpcomp.comp[1]:1	
P4.0	csd.vref_ext			scb[0].uart_rx:0	tcpwm.tr_in[10]	scb[0].i2c_scl:1	scb[0].spi_mosi:0
P4.1	csd.cshieldpads			scb[0].uart_tx:0	tcpwm.tr_in[11]	scb[0].i2c_sda:1	scb[0].spi_miso:0
P4.2	csd.cmodpad			scb[0].uart_cts:0		lpcomp.comp[0]:0	scb[0].spi_clk:0
P4.3	csd.csh_tank			scb[0].uart_rts:0		lpcomp.comp[1]:0	scb[0].spi_select0:0

## Power

The following power system diagram shows the set of power supply pins as implemented for the PSoC 4000S. The system has one regulator in Active mode for the digital circuitry. There is no analog regulator; the analog circuits run directly from the  $V_{DD}$  input.

**Figure 3. Power Supply Connections**



There are two distinct modes of operation. In Mode 1, the supply voltage range is 1.8 V to 5.5 V (unregulated externally; internal regulator operational). In Mode 2, the supply range is  $1.8 \text{ V} \pm 5\%$  (externally regulated; 1.71 to 1.89, internal regulator bypassed).

### Mode 1: 1.8 V to 5.5 V External Supply

In this mode, the PSoC 4000S is powered by an external power supply that can be anywhere in the range of 1.8 to 5.5 V. This range is also designed for battery-powered operation. For example, the chip can be powered from a battery system that starts at 3.5 V and works down to 1.8 V. In this mode, the internal regulator of the PSoC 4000S supplies the internal logic and its output is connected to the  $V_{CCD}$  pin. The  $V_{CCD}$  pin must be bypassed to ground via an external capacitor (0.1  $\mu\text{F}$ ; X5R ceramic or better) and must not be connected to anything else.

### Mode 2: 1.8 V $\pm 5\%$ External Supply


In this mode, the PSoC 4000S is powered by an external power supply that must be within the range of 1.71 to 1.89 V; note that this range needs to include the power supply ripple too. In this mode, the  $V_{DD}$  and  $V_{CCD}$  pins are shorted together and bypassed. The internal regulator can be disabled in the firmware.

Bypass capacitors must be used from  $V_{DDD}$  to ground. The typical practice for systems in this frequency range is to use a capacitor in the 1- $\mu\text{F}$  range, in parallel with a smaller capacitor (0.1  $\mu\text{F}$ , for example). Note that these are simply rules of thumb and that, for critical applications, the PCB layout, lead inductance, and the bypass capacitor parasitic should be simulated to design and obtain optimal bypassing.

An example of a bypass scheme is shown in the following diagram.

**Figure 4. External Supply Range from 1.8 V to 5.5 V with Internal Regulator Active**

Power supply bypass connections example



## Development Support

The PSoC 4000S family has a rich set of documentation, development tools, and online resources to assist you during your development process. Visit [www.cypress.com/go/psoc4](http://www.cypress.com/go/psoc4) to find out more.

### Documentation

A suite of documentation supports the PSoC 4000S family to ensure that you can find answers to your questions quickly. This section contains a list of some of the key documents.

**Software User Guide:** A step-by-step guide for using PSoC Creator. The software user guide shows you how the PSoC Creator build process works in detail, how to use source control with PSoC Creator, and much more.

**Component Datasheets:** The flexibility of PSoC allows the creation of new peripherals (components) long after the device has gone into production. Component data sheets provide all of the information needed to select and use a particular component, including a functional description, API documentation, example code, and AC/DC specifications.

**Application Notes:** PSoC application notes discuss a particular application of PSoC in depth; examples include brushless DC motor control and on-chip filtering. Application notes often include example projects in addition to the application note document.

**Technical Reference Manual:** The Technical Reference Manual (TRM) contains all the technical detail you need to use a PSoC device, including a complete description of all PSoC registers. The TRM is available in the Documentation section at [www.cypress.com/psoc4](http://www.cypress.com/psoc4).

### Online

In addition to print documentation, the Cypress PSoC forums connect you with fellow PSoC users and experts in PSoC from around the world, 24 hours a day, 7 days a week.

### Tools

With industry standard cores, programming, and debugging interfaces, the PSoC 4000S family is part of a development tool ecosystem. Visit us at [www.cypress.com/go/psoccreator](http://www.cypress.com/go/psoccreator) for the latest information on the revolutionary, easy to use PSoC Creator IDE, supported third party compilers, programmers, debuggers, and development kits.

## Electrical Specifications

### Absolute Maximum Ratings

**Table 2. Absolute Maximum Ratings<sup>[1]</sup>**

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
SID1	V <sub>DDD_ABS</sub>	Digital supply relative to V <sub>SS</sub>	-0.5	–	6	V	–
SID2	V <sub>CCD_ABS</sub>	Direct digital core voltage input relative to V <sub>SS</sub>	-0.5	–	1.95		–
SID3	V <sub>GPIO_ABS</sub>	GPIO voltage	-0.5	–	V <sub>DD</sub> +0.5		–
SID4	I <sub>GPIO_ABS</sub>	Maximum current per GPIO	-25	–	25	mA	–
SID5	I <sub>GPIO_injection</sub>	GPIO injection current, Max for V <sub>IH</sub> > V <sub>DD</sub> , and Min for V <sub>IL</sub> < V <sub>SS</sub>	-0.5	–	0.5		Current injected per pin
BID44	ESD_HBM	Electrostatic discharge human body model	2200	–	–	V	–
BID45	ESD_CDM	Electrostatic discharge charged device model	500	–	–		–
BID46	LU	Pin current for latch-up	-140	–	140	mA	–

### Device Level Specifications

All specifications are valid for -40 °C ≤ T<sub>A</sub> ≤ 85 °C and T<sub>J</sub> ≤ 100 °C, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

**Table 3. DC Specifications**

Typical values measured at V<sub>DD</sub> = 3.3 V and 25 °C.

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
SID53	V <sub>DD</sub>	Power supply input voltage	1.8	–	5.5	V	Internally regulated supply
SID255	V <sub>DD</sub>	Power supply input voltage (V <sub>CCD</sub> = V <sub>DD</sub> = V <sub>DDA</sub> )	1.71	–	1.89		Internally unregulated supply
SID54	V <sub>CCD</sub>	Output voltage (for core logic)	–	1.8	–		–
SID55	C <sub>EFC</sub>	External regulator voltage bypass	–	0.1	–	μF	X5R ceramic or better
SID56	C <sub>EXC</sub>	Power supply bypass capacitor	–	1	–		X5R ceramic or better
Active Mode, V <sub>DD</sub> = 1.8 V to 5.5 V. Typical values measured at VDD = 3.3 V and 25 °C.							
SID10	I <sub>DD5</sub>	Execute from flash; CPU at 6 MHz	–	1.2	2.0	mA	–
SID16	I <sub>DD8</sub>	Execute from flash; CPU at 24 MHz	–	2.4	4.0		–
SID19	I <sub>DD11</sub>	Execute from flash; CPU at 48 MHz	–	4.6	5.9		–
Sleep Mode, V <sub>DDD</sub> = 1.8 V to 5.5 V (Regulator on)							
SID22	I <sub>DD17</sub>	I <sup>2</sup> C wakeup WDT, and Comparators on	–	1.1	1.6	mA	6 MHz
SID25	I <sub>DD20</sub>	I <sup>2</sup> C wakeup, WDT, and Comparators on	–	1.4	1.9		12 MHz

#### Note

- Usage above the absolute maximum conditions listed in Table 2 may cause permanent damage to the device. Exposure to Absolute Maximum conditions for extended periods of time may affect device reliability. The Maximum Storage Temperature is 150 °C in compliance with JEDEC Standard JESD22-A103, High Temperature Storage Life. When used below Absolute Maximum conditions but above normal operating conditions, the device may not operate to specification.



**Analog Peripherals**
**Table 9. Comparator DC Specifications**

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
SID84	V <sub>OFFSET1</sub>	Input offset voltage, Factory trim	–	–	±10	mV	–
SID85	V <sub>OFFSET2</sub>	Input offset voltage, Custom trim	–	–	±4		–
SID86	V <sub>HYST</sub>	Hysteresis when enabled	–	10	35		–
SID87	V <sub>ICM1</sub>	Input common mode voltage in normal mode	0	–	V <sub>DDD</sub> -0.1	V	Modes 1 and 2
SID247	V <sub>ICM2</sub>	Input common mode voltage in low power mode	0	–	V <sub>DDD</sub>		–
SID247A	V <sub>ICM3</sub>	Input common mode voltage in ultra low power mode	0	–	V <sub>DDD</sub> -1.15		V <sub>DDD</sub> ≥ 2.2 V at –40 °C
SID88	C <sub>MRR</sub>	Common mode rejection ratio	50	–	–	dB	V <sub>DDD</sub> ≥ 2.7V
SID88A	C <sub>MRR</sub>	Common mode rejection ratio	42	–	–		V <sub>DDD</sub> ≤ 2.7V
SID89	I <sub>CMP1</sub>	Block current, normal mode	–	–	400	μA	–
SID248	I <sub>CMP2</sub>	Block current, low power mode	–	–	100		–
SID259	I <sub>CMP3</sub>	Block current in ultra low-power mode	–	6	28		V <sub>DDD</sub> ≥ 2.2 V at –40 °C
SID90	Z <sub>CMP</sub>	DC Input impedance of comparator	35	–	–	MΩ	–

**Table 10. Comparator AC Specifications**

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
SID91	TRESP1	Response time, normal mode, 50 mV overdrive	–	38	110	ns	–
SID258	TRESP2	Response time, low power mode, 50 mV overdrive	–	70	200		–
SID92	TRESP3	Response time, ultra-low power mode, 200 mV overdrive	–	2.3	15	μs	V <sub>DDD</sub> ≥ 2.2 V at –40 °C

$\rho C$ 
**Table 14. Fixed I<sup>2</sup>C DC Specifications<sup>[7]</sup>**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID149	I <sub>I2C1</sub>	Block current consumption at 100 kHz	–	–	50	μA	–
SID150	I <sub>I2C2</sub>	Block current consumption at 400 kHz	–	–	135		–
SID151	I <sub>I2C3</sub>	Block current consumption at 1 Mbps	–	–	310		–
SID152	I <sub>I2C4</sub>	I <sup>2</sup> C enabled in Deep Sleep mode	–	–	1.4		

**Table 15. Fixed I<sup>2</sup>C AC Specifications<sup>[7]</sup>**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID153	F <sub>I2C1</sub>	Bit rate	–	–	1	Msps	–

**Table 16. SPI DC Specifications<sup>[7]</sup>**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID163	ISPI1	Block current consumption at 1 Mbps	–	–	360	μA	–
SID164	ISPI2	Block current consumption at 4 Mbps	–	–	560		–
SID165	ISPI3	Block current consumption at 8 Mbps	–	–	600		–

**Table 17. SPI AC Specifications<sup>[7]</sup>**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID166	FSPI	SPI operating frequency (Master; 6X Oversampling)	–	–	8	MHz	
Fixed SPI Master Mode AC Specifications							
SID167	TDMO	MOSI Valid after SClock driving edge	–	–	15	ns	–
SID168	TDSI	MISO Valid before SClock capturing edge	20	–	–		Full clock, late MISO sampling
SID169	THMO	Previous MOSI data hold time	0	–	–		Referred to Slave capturing edge
Fixed SPI Slave Mode AC Specifications							
SID170	TDMI	MOSI Valid before Sclock Capturing edge	40	–	–	ns	–
SID171	TDSO	MISO Valid after Sclock driving edge	–	–	42 + 3*Tcpu		T <sub>CPU</sub> = 1/F <sub>CPU</sub>
SID171A	TDSO_EXT	MISO Valid after Sclock driving edge in Ext. Clk mode	–	–	48		–
SID172	THSO	Previous MISO data hold time	0	–	–		–
SID172A	TSSELSSCK	SSEL Valid to first SCK Valid edge	–	–	100	ns	–

**Note**

7. Guaranteed by characterization.

**Table 18. UART DC Specifications<sup>[8]</sup>**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID160	$I_{UART1}$	Block current consumption at 100 Kbps	–	–	55	$\mu A$	–
SID161	$I_{UART2}$	Block current consumption at 1000 Kbps	–	–	312	$\mu A$	–

**Table 19. UART AC Specifications<sup>[8]</sup>**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID162	$F_{UART}$	Bit rate	–	–	1	Mbps	–

**Table 20. LCD Direct Drive DC Specifications<sup>[8]</sup>**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID154	$I_{LCDLOW}$	Operating current in low power mode	–	5	–	$\mu A$	16 × 4 small segment disp. at 50 Hz
SID155	$C_{LCDCAP}$	LCD capacitance per segment/common driver	–	500	5000	pF	–
SID156	$LCD_{OFFSET}$	Long-term segment offset	–	20	–	mV	–
SID157	$I_{LCDOP1}$	LCD system operating current $V_{bias} = 5 V$	–	2	–	mA	32 × 4 segments. 50 Hz. 25 °C
SID158	$I_{LCDOP2}$	LCD system operating current $V_{bias} = 3.3 V$	–	2	–		32 × 4 segments. 50 Hz. 25 °C

**Table 21. LCD Direct Drive AC Specifications<sup>[8]</sup>**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID159	$F_{LCD}$	LCD frame rate	10	50	150	Hz	–

**Note**

8. Guaranteed by characterization.

## Memory

**Table 22. Flash DC Specifications**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID173	V <sub>PE</sub>	Erase and program voltage	1.71	–	5.5	V	–

**Table 23. Flash AC Specifications**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID174	T <sub>ROWWRITE</sub> <sup>[9]</sup>	Row (block) write time (erase and program)	–	–	20	ms	Row (block) = 128 bytes
SID175	T <sub>ROWERASE</sub> <sup>[9]</sup>	Row erase time	–	–	16		–
SID176	T <sub>ROWPROGRAM</sub> <sup>[9]</sup>	Row program time after erase	–	–	4		–
SID178	T <sub>BULKERASE</sub> <sup>[9]</sup>	Bulk erase time (32 KB)	–	–	35		–
SID180 <sup>[10]</sup>	T <sub>DEVPROG</sub> <sup>[9]</sup>	Total device program time	–	–	7	Seconds	–
SID181 <sup>[10]</sup>	F <sub>END</sub>	Flash endurance	100 K	–	–	Cycles	–
SID182 <sup>[10]</sup>	F <sub>RET</sub>	Flash retention. T <sub>A</sub> ≤ 55 °C, 100 K P/E cycles	20	–	–	Years	–
SID182A <sup>[10]</sup>	–	Flash retention. T <sub>A</sub> ≤ 85 °C, 10 K P/E cycles	10	–	–		–
SID256	TWS48	Number of Wait states at 48 MHz	2	–	–		CPU execution from Flash
SID257	TWS24	Number of Wait states at 24 MHz	1	–	–		CPU execution from Flash

## System Resources

### Power-on Reset (POR)

**Table 24. Power On Reset (PRES)**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID.CLK#6	SR_POWER_UP	Power supply slew rate	1	–	67	V/ms	At power-up
SID185 <sup>[10]</sup>	V <sub>RISEIPOR</sub>	Rising trip voltage	0.80	–	1.5	V	–
SID186 <sup>[10]</sup>	V <sub>FALLIPOR</sub>	Falling trip voltage	0.70	–	1.4		–

**Table 25. Brown-out Detect (BOD) for V<sub>CCD</sub>**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID190 <sup>[10]</sup>	V <sub>FALLPPOR</sub>	BOD trip voltage in active and sleep modes	1.48	–	1.62	V	–
SID192 <sup>[10]</sup>	V <sub>FALLDPSLP</sub>	BOD trip voltage in Deep Sleep	1.11	–	1.5		–

### Notes

9. It can take as much as 20 milliseconds to write to Flash. During this time the device should not be Reset, or Flash operations will be interrupted and cannot be relied on to have completed. Reset sources include the XRES pin, software resets, CPU lockup states and privilege violations, improper power supply levels, and watchdogs. Make certain that these are not inadvertently activated.

10. Guaranteed by characterization.

### SWD Interface

**Table 26. SWD Interface Specifications**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID213	F_SWDCCLK1	$3.3\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	–	–	14	MHz	SWDCCLK $\leq$ 1/3 CPU clock frequency
SID214	F_SWDCCLK2	$1.71\text{ V} \leq V_{DD} \leq 3.3\text{ V}$	–	–	7		SWDCCLK $\leq$ 1/3 CPU clock frequency
SID215 <sup>[11]</sup>	T_SWDI_SETUP	$T = 1/f_{\text{SWDCCLK}}$	$0.25 \cdot T$	–	–	ns	–
SID216 <sup>[11]</sup>	T_SWDI_HOLD	$T = 1/f_{\text{SWDCCLK}}$	$0.25 \cdot T$	–	–		–
SID217 <sup>[11]</sup>	T_SWDO_VALID	$T = 1/f_{\text{SWDCCLK}}$	–	–	$0.5 \cdot T$		–
SID217A <sup>[11]</sup>	T_SWDO_HOLD	$T = 1/f_{\text{SWDCCLK}}$	1	–	–		–

### Internal Main Oscillator

**Table 27. IMO DC Specifications**

(Guaranteed by Design)

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID218	I_IMO1	IMO operating current at 48 MHz	–	–	250	μA	–
SID219	I_IMO2	IMO operating current at 24 MHz	–	–	180	μA	–

**Table 28. IMO AC Specifications**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID223	F_IMOTOL1	Frequency variation at 24, 32, and 48 MHz (trimmed)	–	–	$\pm 2$	%	
SID226	T_STARTIMO	IMO startup time	–	–	7	μs	–
SID228	T_JITRMSIMO2	RMS jitter at 24 MHz	–	145	–	ps	–

### Internal Low-Speed Oscillator

**Table 29. ILO DC Specifications**

(Guaranteed by Design)

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID231 <sup>[11]</sup>	I_ILO1	ILO operating current	–	0.3	1.05	μA	–

**Table 30. ILO AC Specifications**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID234 <sup>[11]</sup>	T_STARTILO1	ILO startup time	–	–	2	ms	–
SID236 <sup>[11]</sup>	T_ILODUTY	ILO duty cycle	40	50	60	%	–
SID237	F_ILOTRIM1	ILO frequency range	20	40	80	kHz	–

**Note**

11. Guaranteed by characterization.

## Ordering Information

The PSoC 4000S part numbers and features are listed in the following table.

**Table 35. PSoC 4000S Ordering Information**

Category	MPN	Features												Package				
		Max CPU Speed (MHz)	Flash (KB)	SRAM (KB)	Opamp (CTBm)	CapSense	10-bit CSD ADC	12-bit SAR ADC	LP Comparators	TCPWM Blocks	SCB Blocks	Smart I/Os	GPIO	WLCSP (0.35-mm pitch)	24-Pin QFN	32-Pin QFN	40-Pin QFN	48-Pin TQFP
4024	CY8C4024FNI-S402	24	16	2	0	0	1	0	2	5	2	8	21	✓				
	CY8C4024LQI-S401	24	16	2	0	0	1	0	2	5	2	8	19		✓			
	CY8C4024LQI-S402	24	16	2	0	0	1	0	2	5	2	16	27			✓		
	CY8C4024LQI-S403	24	16	2	0	0	1	0	2	5	2	16	34				✓	
	CY8C4024AZI-S403	24	16	2	0	0	1	0	2	5	2	16	36					✓
	CY8C4024FNI-S412	24	16	2	0	1	1	0	2	5	2	8	21	✓				
	CY8C4024LQI-S411	24	16	2	0	1	1	0	2	5	2	8	19		✓			
	CY8C4024LQI-S412	24	16	2	0	1	1	0	2	5	2	16	27			✓		
	CY8C4024LQI-S413	24	16	2	0	1	1	0	2	5	2	16	34				✓	
	CY8C4024AZI-S413	24	16	2	0	1	1	0	2	5	2	16	36					✓
4025	CY8C4025FNI-S402	24	32	4	0	0	1	0	2	5	2	8	21	✓				
	CY8C4025LQI-S401	24	32	4	0	0	1	0	2	5	2	8	19		✓			
	CY8C4025LQI-S402	24	32	4	0	0	1	0	2	5	2	16	27			✓		
	CY8C4025AZI-S403	24	32	4	0	0	1	0	2	5	2	16	36					✓
	CY8C4025FNI-S412	24	32	4	0	1	1	0	2	5	2	8	21	✓				
	CY8C4025LQI-S411	24	32	4	0	1	1	0	2	5	2	8	19		✓			
	CY8C4025LQI-S412	24	32	4	0	1	1	0	2	5	2	16	27			✓		
	CY8C4025AZI-S413	24	32	4	0	1	1	0	2	5	2	16	36					✓
4045	CY8C4045FNI-S412	48	32	4	0	1	1	0	2	5	2	8	21	✓				
	CY8C4045LQI-S411	48	32	4	0	1	1	0	2	5	2	8	19		✓			
	CY8C4045LQI-S412	48	32	4	0	1	1	0	2	5	2	16	27			✓		
	CY8C4045AZI-S413	48	32	4	0	1	1	0	2	5	2	16	36					✓

The nomenclature used in the preceding table is based on the following part numbering convention:

Field	Description	Values	Meaning
CY8C	Cypress Prefix		
4	Architecture	4	PSoC 4
A	Family	0	4000 Family
B	CPU Speed	2	24 MHz
		4	48 MHz

## Packaging

The PSoC 4000S will be offered in 48-pin TQFP, 40-pin QFN, 32-pin QFN, 24-pin QFN, and 25-ball WLCSP packages.

Package dimensions and Cypress drawing numbers are in the following table.

**Table 36. Package List**

Spec ID#	Package	Description	Package Dwg
BID20	48-pin TQFP	7 × 7 × 1.4 mm height with 0.5-mm pitch	51-85135
BID27	40-pin QFN	6 × 6 × 0.6 mm height with 0.5-mm pitch	001-80659
BID34A	32-pin QFN	5 × 5 × 0.6 mm height with 0.5-mm pitch	001-42168
BID34	24-pin QFN	4 × 4 × 0.6 mm height with 0.5-mm pitch	001-13937
BID34F	25-ball WLCSP	2.02 × 1.93 × 0.48 mm height with 0.35-mm pitch	002-09957

**Table 37. Package Thermal Characteristics**



Parameter	Description	Package	Min	Typ	Max	Units
T <sub>A</sub>	Operating ambient temperature		−40	25	85	°C
T <sub>J</sub>	Operating junction temperature		−40	—	100	°C
T <sub>JA</sub>	Package θ <sub>JA</sub>	48-pin TQFP	—	73.5	—	°C/Watt
T <sub>JC</sub>	Package θ <sub>JC</sub>	48-pin TQFP	—	33.5	—	°C/Watt
T <sub>JA</sub>	Package θ <sub>JA</sub>	40-pin QFN	—	17.8	—	°C/Watt
T <sub>JC</sub>	Package θ <sub>JC</sub>	40-pin QFN	—	2.8	—	°C/Watt
T <sub>JA</sub>	Package θ <sub>JA</sub>	32-pin QFN	—	20.8	—	°C/Watt
T <sub>JC</sub>	Package θ <sub>JC</sub>	32-pin QFN	—	5.9	—	°C/Watt
T <sub>JA</sub>	Package θ <sub>JA</sub>	24-pin QFN	—	21.7	—	°C/Watt
T <sub>JC</sub>	Package θ <sub>JC</sub>	24-pin QFN	—	5.6	—	°C/Watt
T <sub>JA</sub>	Package θ <sub>JA</sub>	25-ball WLCSP	—	54.6	—	°C/Watt
T <sub>JC</sub>	Package θ <sub>JC</sub>	25-ball WLCSP	—	0.5	—	°C/Watt


**Table 38. Solder Reflow Peak Temperature**

Package	Maximum Peak Temperature	Maximum Time at Peak Temperature
All	260 °C	30 seconds


**Table 39. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-020**

Package	MSL
All except WLCSP	MSL 3
25-ball WLCSP	MSL 1


**Package Diagrams**
**Figure 5. 48-pin TQFP Package Outline**

**Figure 6. 40-pin QFN Package Outline**

**NOTES:**

1.  HATCH AREA IS SOLDERABLE EXPOSED PAD
2. REFERENCE JEDEC # MO-248
3. PACKAGE WEIGHT: 68 ±2 mg
4. ALL DIMENSIONS ARE IN MILLIMETERS



**Figure 7. 32-pin QFN Package Outline**


001-42168 \*E

**Figure 8. 24-pin QFN Package Outline**


001-13937 \*F

The center pad on the QFN package should be connected to ground (VSS) for best mechanical, thermal, and electrical performance. If not connected to ground, it should be electrically floating and not connected to any other signal.

## Acronyms

**Table 40. Acronyms Used in this Document**

Acronym	Description
abus	analog local bus
ADC	analog-to-digital converter
AG	analog global
AHB	AMBA (advanced microcontroller bus architecture) high-performance bus, an ARM data transfer bus
ALU	arithmetic logic unit
AMUXBUS	analog multiplexer bus
API	application programming interface
APSR	application program status register
ARM®	advanced RISC machine, a CPU architecture
ATM	automatic thump mode
BW	bandwidth
CAN	Controller Area Network, a communications protocol
CMRR	common-mode rejection ratio
CPU	central processing unit
CRC	cyclic redundancy check, an error-checking protocol
DAC	digital-to-analog converter, see also IDAC, VDAC
DFB	digital filter block
DIO	digital input/output, GPIO with only digital capabilities, no analog. See GPIO.
DMIPS	Dhrystone million instructions per second
DMA	direct memory access, see also TD
DNL	differential nonlinearity, see also INL
DNU	do not use
DR	port write data registers
DSI	digital system interconnect
DWT	data watchpoint and trace
ECC	error correcting code
ECO	external crystal oscillator
EEPROM	electrically erasable programmable read-only memory
EMI	electromagnetic interference
EMIF	external memory interface
EOC	end of conversion
EOF	end of frame
EPSR	execution program status register
ESD	electrostatic discharge

**Table 40. Acronyms Used in this Document** *(continued)*

Acronym	Description
ETM	embedded trace macrocell
FIR	finite impulse response, see also IIR
FPB	flash patch and breakpoint
FS	full-speed
GPIO	general-purpose input/output, applies to a PSoC pin
HVI	high-voltage interrupt, see also LVI, LVD
IC	integrated circuit
IDAC	current DAC, see also DAC, VDAC
IDE	integrated development environment
I <sup>2</sup> C, or IIC	Inter-Integrated Circuit, a communications protocol
IIR	infinite impulse response, see also FIR
ILO	internal low-speed oscillator, see also IMO
IMO	internal main oscillator, see also ILO
INL	integral nonlinearity, see also DNL
I/O	input/output, see also GPIO, DIO, SIO, USBIO
IPOR	initial power-on reset
IPSR	interrupt program status register
IRQ	interrupt request
ITM	instrumentation trace macrocell
LCD	liquid crystal display
LIN	Local Interconnect Network, a communications protocol.
LR	link register
LUT	lookup table
LVD	low-voltage detect, see also LVI
LVI	low-voltage interrupt, see also HVI
LVTTTL	low-voltage transistor-transistor logic
MAC	multiply-accumulate
MCU	microcontroller unit
MISO	master-in slave-out
NC	no connect
NMI	nonmaskable interrupt
NRZ	non-return-to-zero
NVIC	nested vectored interrupt controller
NVL	nonvolatile latch, see also WOL
opamp	operational amplifier
PAL	programmable array logic, see also PLD

**Table 40. Acronyms Used in this Document** *(continued)*

Acronym	Description
PC	program counter
PCB	printed circuit board
PGA	programmable gain amplifier
PHUB	peripheral hub
PHY	physical layer
PICU	port interrupt control unit
PLA	programmable logic array
PLD	programmable logic device, see also PAL
PLL	phase-locked loop
PMDD	package material declaration data sheet
POR	power-on reset
PRES	precise power-on reset
PRS	pseudo random sequence
PS	port read data register
PSoC®	Programmable System-on-Chip™
PSRR	power supply rejection ratio
PWM	pulse-width modulator
RAM	random-access memory
RISC	reduced-instruction-set computing
RMS	root-mean-square
RTC	real-time clock
RTL	register transfer language
RTR	remote transmission request
RX	receive
SAR	successive approximation register
SC/CT	switched capacitor/continuous time
SCL	I <sup>2</sup> C serial clock
SDA	I <sup>2</sup> C serial data
S/H	sample and hold
SINAD	signal to noise and distortion ratio
SIO	special input/output, GPIO with advanced features. See GPIO.
SOC	start of conversion
SOF	start of frame
SPI	Serial Peripheral Interface, a communications protocol
SR	slew rate
SRAM	static random access memory
SRES	software reset
SWD	serial wire debug, a test protocol

**Table 40. Acronyms Used in this Document** *(continued)*

Acronym	Description
SWV	single-wire viewer
TD	transaction descriptor, see also DMA
THD	total harmonic distortion
TIA	transimpedance amplifier
TRM	technical reference manual
TTL	transistor-transistor logic
TX	transmit
UART	Universal Asynchronous Transmitter Receiver, a communications protocol
UDB	universal digital block
USB	Universal Serial Bus
USBIO	USB input/output, PSoC pins used to connect to a USB port
VDAC	voltage DAC, see also DAC, IDAC
WDT	watchdog timer
WOL	write once latch, see also NVL
WRES	watchdog timer reset
XRES	external reset I/O pin
XTAL	crystal

## Document Conventions

### Units of Measure

**Table 41. Units of Measure**

Symbol	Unit of Measure
°C	degrees Celsius
dB	decibel
fF	femto farad
Hz	hertz
KB	1024 bytes
kbps	kilobits per second
Khr	kilohour
kHz	kilohertz
kΩ	kilo ohm
ksps	kilosamples per second
LSB	least significant bit
Mbps	megabits per second
MHz	megahertz
MΩ	mega-ohm
Msps	megasamples per second
μA	microampere
μF	microfarad
μH	microhenry
μs	microsecond
μV	microvolt
μW	microwatt
mA	milliampere
ms	millisecond
mV	millivolt
nA	nanoampere
ns	nanosecond
nV	nanovolt
Ω	ohm
pF	picofarad
ppm	parts per million
ps	picosecond
s	second
sps	samples per second
sqrtHz	square root of hertz
V	volt

## Revision History

Description Title: PSoC <sup>®</sup> 4: PSoC 4000S Family Datasheet Programmable System-on-Chip (PSoC) Document Number: 002-00123				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	4883809	WKA	08/28/2015	New datasheet
*A	4992376	WKA	10/30/2015	Updated <a href="#">Pinouts</a> . Added $V_{DD} \geq 2.2V$ at $-40^{\circ}C$ under Conditions for specs SID247A, SID90, SID92. Updated <a href="#">Table 12</a> . Updated <a href="#">Ordering Information</a> .
*B	5037826	SLAN	12/08/2015	Changed datasheet status to Preliminary
*C	5104369	WKA	01/27/2016	Added Errata. Added 25 WLCSP package details. Updated theta $J_A$ and $J_C$ values for all packages.
*D	5139206	WKA	02/16/2016	Updated copyright information at the end of the document.
*E	5173961	WKA	03/15/2016	Updated <a href="#">Pinouts</a> . Updated values for SID79, BID194, SID175, and SID176. Updated <a href="#">CSD and IDAC Specifications</a> . Updated <a href="#">10-bit CapSense ADC Specifications</a> .
*F	5268662	WKA	05/12/2016	Updated <a href="#">Alternate Pin Functions</a> . Updated the following specs: SID310, SID312, SID313, SID314, SID314C, SID314D, SID314E, SID315, SID315C, SID315D, SID315E, SID322A, SID322B, SIDA109. Removed Errata section. Updated the Cypress logo and copyright information based on the template.
*G	5330930	WKA	07/27/2016	Updated <a href="#">LCD Segment Drive</a> . Updated SID60 conditions. Updated IDD specs. Corrected package dimensions for WLCSP package and added WLCSP MSL condition. Moved datasheet status to Final.
*H	5415365	WKA	09/14/2016	Added 40-pin QFN pin and package details. Updated IDD spec values in <a href="#">DC Specifications</a> .
*I	5561833	WKA	01/09/2017	Changed PRGIO references to Smart I/O.
*J	5704046	GNKK	04/26/2017	Updated the Cypress logo and copyright information.