

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	I ² C, IrDA, LINbus, Microwire, SmartCard, SPI, SSP, UART/USART
Peripherals	Brown-out Detect/Reset, CapSense, LCD, LVD, POR, PWM, WDT
Number of I/O	19
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 5.5V
Data Converters	A/D 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	24-UFQFN Exposed Pad
Supplier Device Package	24-QFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c4045lqi-s411



Contents

Functional Definition	4
CPU and Memory Subsystem	4
System Resources	4
Analog Blocks	5
Programmable Digital Blocks	5
Fixed Function Digital	
GPIO	
Special Function Peripherals	6
Pinouts	
Alternate Pin Functions	8
Power	10
Mode 1: 1.8 V to 5.5 V External Supply	10
Mode 2: 1.8 V ±5% External Supply	10
Development Support	11
Documentation	11
Online	11
Tools	11
Electrical Specifications	12
Absolute Maximum Ratings	
Device Level Specifications	12

Analog Peripherals	16
Digital Peripherals	19
	22
System Resources	22
ering Information	25
	27
	28
	31
-	33
Units of Measure	33
ision History	34
es, Solutions, and Legal Information	35
Worldwide Sales and Design Support	35
Products	35
PSoC® Solutions	35
Cypress Developer Community	35
••	
	Digital Peripherals Memory System Resources ering Information kaging Package Diagrams onyms ument Conventions Units of Measure ision History s, Solutions, and Legal Information Worldwide Sales and Design Support Products PSoC® Solutions



Watchdog Timer

A watchdog timer is implemented in the clock block running from the ILO; this allows watchdog operation during Deep Sleep and generates a watchdog reset if not serviced before the set timeout occurs. The watchdog reset is recorded in a Reset Cause register, which is firmware readable.

Reset

The PSoC 4000S can be reset from a variety of sources including a software reset. Reset events are asynchronous and guarantee reversion to a known state. The reset cause is recorded in a register, which is sticky through reset and allows software to determine the cause of the reset. An XRES pin is reserved for external reset by asserting it active low. The XRES pin has an internal pull-up resistor that is always enabled.

Voltage Reference

The PSoC 4000S reference system generates all internally required references. A 1.2-V voltage reference is provided for the comparator. The IDACs are based on a ±5% reference.

Analog Blocks

Low-power Comparators (LPC)

The PSoC 4000S has a pair of low-power comparators, which can also operate in Deep Sleep modes. This allows the analog system blocks to be disabled while retaining the ability to monitor external voltage levels during low-power modes. The comparator outputs are normally synchronized to avoid metastability unless operating in an asynchronous power mode where the system wake-up circuit is activated by a comparator switch event. The LPC outputs can be routed to pins.

Current DACs

The PSoC 4000S has two IDACs, which can drive any of the pins on the chip. These IDACs have programmable current ranges.

Analog Multiplexed Buses

The PSoC 4000S has two concentric independent buses that go around the periphery of the chip. These buses (called amux buses) are connected to firmware-programmable analog switches that allow the chip's internal resources (IDACs, comparator) to connect to any pin on the I/O Ports.

Programmable Digital Blocks

The programmable I/O (Smart I/O) block is a fabric of switches and LUTs that allows Boolean functions to be performed in signals being routed to the pins of a GPIO port. The Smart I/O can perform logical operations on input pins to the chip and on signals going out as outputs.

Fixed Function Digital

Timer/Counter/PWM (TCPWM) Block

The TCPWM block consists of a 16-bit counter with user-programmable period length. There is a capture register to record the count value at the time of an event (which may be an I/O event), a period register that is used to either stop or auto-reload the counter when its count is equal to the period register, and compare registers to generate compare value signals that are used as PWM duty cycle outputs. The block also provides true and complementary outputs with programmable offset between them to allow use as dead-band programmable complementary PWM outputs. It also has a Kill input to force outputs to a predetermined state; for example, this is used in motor drive systems when an over-current state is indicated and the PWM driving the FETs needs to be shut off immediately with no time for software intervention. There are five TCPWM blocks in the PSoC 4000S.

Serial Communication Block (SCB)

The PSoC 4000S has two serial communication blocks, which can be programmed to have SPI, I2C, or UART functionality.

I²C Mode: The hardware I²C block implements a full multi-master and slave interface (it is capable of multi-master arbitration). This block is capable of operating at speeds of up to 400 kbps (Fast Mode) and has flexible buffering options to reduce interrupt overhead and latency for the CPU. It also supports EZI2C that creates a mailbox address range in the memory of the PSoC 4000S and effectively reduces I²C communication to reading from and writing to an array in memory. In addition, the block supports an 8-deep FIFO for receive and transmit which, by increasing the time given for the CPU to read data, greatly reduces the need for clock stretching caused by the CPU not having read data on time.

The I²C peripheral is compatible with the I²C Standard-mode and Fast-mode devices as defined in the NXP I²C-bus specification and user manual (UM10204). The I²C bus I/O is implemented with GPIO in open-drain modes.

The PSoC 4000S is not completely compliant with the I²C spec in the following respect:

■ GPIO cells are not overvoltage tolerant and, therefore, cannot be hot-swapped or powered up independently of the rest of the I²C system.

UART Mode: This is a full-feature UART operating at up to 1 Mbps. It supports automotive single-wire interface (LIN), infrared interface (IrDA), and SmartCard (ISO7816) protocols, all of which are minor variants of the basic UART protocol. In addition, it supports the 9-bit multiprocessor mode that allows addressing of peripherals connected over common RX and TX lines. Common UART functions such as parity error, break detect, and frame error are supported. An 8-deep FIFO allows much greater CPU service latencies to be tolerated.

SPI Mode: The SPI mode supports full Motorola SPI, TI SSP (adds a start pulse used to synchronize SPI Codecs), and National Microwire (half-duplex form of SPI). The SPI block can use the FIFO.



Pinouts

The following table provides the pin list for PSoC 4000S for the 48-pin TQFP, 40-pin QFN, 32-pin QFN, 24-pin QFN, and 25-ball CSP packages. All port pins support GPIO. Pin 11 is a No-Connect in the 48-TQFP.

Table 1. PSoC 4000S Pin List

48	3-TQFP	32	2-QFN	2	4-QFN	2	5-CSP		40-QFN
Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
28	P0.0	17	P0.0	13	P0.0	D1	P0.0	22	P0.0
29	P0.1	18	P0.1	14	P0.1	C3	P0.1	23	P0.1
30	P0.2	19	P0.2					24	P0.2
31	P0.3	20	P0.3					25	P0.3
32	P0.4	21	P0.4	15	P0.4	C2	P0.4	26	P0.4
33	P0.5	22	P0.5	16	P0.5	C1	P0.5	27	P0.5
34	P0.6	23	P0.6	17	P0.6	B1	P0.6	28	P0.6
35	P0.7					B2	P0.7	29	P0.7
36	XRES	24	XRES	18	XRES	В3	XRES	30	XRES
37	VCCD	25	VCCD	19	VCCD	A1	VCCD	31	VCCD
38	VSSD	26	VSSD	20	VSSD	A2	VSS		
39	VDDD	27	VDD	21	VDD	A3	VDD	32	VDDD
40	VDDA	27	VDD	21	VDD	A3	VDD	33	VDDA
41	VSSA	28	VSSA	22	VSSA	A2	VSS	34	VSSA
42	P1.0	29	P1.0					35	P1.0
43	P1.1	30	P1.1					36	P1.1
44	P1.2	31	P1.2	23	P1.2	A4	P1.2	37	P1.2
45	P1.3	32	P1.3	24	P1.3	B4	P1.3	38	P1.3
46	P1.4							39	P1.4
47	P1.5								
48	P1.6								
1	P1.7	1	P1.7	1	P1.7	A5	P1.7	40	P1.7
2	P2.0	2	P2.0	2	P2.0	B5	P2.0	1	P2.0
3	P2.1	3	P2.1	3	P2.1	C5	P2.1	2	P2.1
4	P2.2	4	P2.2					3	P2.2
5	P2.3	5	P2.3					4	P2.3
6	P2.4							5	P2.4
7	P2.5	6	P2.5					6	P2.5
8	P2.6	7	P2.6	4	P2.6	D5	P2.6	7	P2.6
9	P2.7	8	P2.7	5	P2.7	C4	P2.7	8	P2.7
10	VSSD					A2	VSS	9	VSSD
12	P3.0	9	P3.0	6	P3.0	E5	P3.0	10	P3.0
13	P3.1	10	P3.1			D4	P3.1	11	P3.1
14	P3.2	11	P3.2	7	P3.2	E4	P3.2	12	P3.2
16	P3.3	12	P3.3	8	P3.3	D3	P3.3	13	P3.3

Document Number: 002-00123 Rev. *J Page 7 of 35



Table 1. PSoC 4000S Pin List (continued)

48	-TQFP	32	2-QFN	2	4-QFN	25-CSP		40-QFN	
Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
17	P3.4							14	P3.4
18	P3.5							15	P3.5
19	P3.6							16	P3.6
20	P3.7							17	P3.7
21	VDDD								
22	P4.0	13	P4.0	9	P4.0	E3	P4.0	18	P4.0
23	P4.1	14	P4.1	10	P4.1	D2	P4.1	19	P4.1
24	P4.2	15	P4.2	11	P4.2	E2	P4.2	20	P4.2
25	P4.3	16	P4.3	12	P4.3	E1	P4.3	21	P4.3

Descriptions of the Pin functions are as follows:

VDDD: Power supply for the digital section.

VDDA: Power supply for the analog section.

VSSD, VSSA: Ground pins for the digital and analog sections respectively.

VCCD: Regulated digital supply (1.8 V ±5%)

VDD: Power supply to all sections of the chip

VSS: Ground for all sections of the chip

Alternate Pin Functions

Each port pin can be assigned to one of multiple functions; it can, for instance, be an analog I/O, a digital peripheral function, an LCD pin, or a CapSense pin. The pin assignments are shown in the following table.

Port/ Pin	Analog	Smart I/O	Alternate Function 1	Alternate Function 2	Alternate Function 3	Deep Sleep 1	Deep Sleep 2
P0.0	lpcomp.in_p[0]				tcpwm.tr_in[0]		scb[0].spi_select1:0
P0.1	lpcomp.in_n[0]				tcpwm.tr_in[1]		scb[0].spi_select2:0
P0.2	lpcomp.in_p[1]						scb[0].spi_select3:0
P0.3	lpcomp.in_n[1]						
P0.4	wco.wco_in			scb[1].uart_rx:0		scb[1].i2c_scl:0	scb[1].spi_mosi:1
P0.5	wco.wco_out			scb[1].uart_tx:0		scb[1].i2c_sda:0	scb[1].spi_miso:1
P0.6			srss.ext_clk	scb[1].uart_cts:0			scb[1].spi_clk:1
P0.7				scb[1].uart_rts:0			scb[1].spi_select0:1
P1.0			tcpwm.line[2]:1	scb[0].uart_rx:1		scb[0].i2c_scl:0	scb[0].spi_mosi:1
P1.1			tcpwm.line_compl[2]:1	scb[0].uart_tx:1		scb[0].i2c_sda:0	scb[0].spi_miso:1
P1.2			tcpwm.line[3]:1	scb[0].uart_cts:1	tcpwm.tr_in[2]		scb[0].spi_clk:1
P1.3			tcpwm.line_compl[3]:1	scb[0].uart_rts:1	tcpwm.tr_in[3]		scb[0].spi_select0:1
P1.4							scb[0].spi_select1:1
P1.5							scb[0].spi_select2:1

Document Number: 002-00123 Rev. *J Page 8 of 35




Port/ Pin	Analog	Smart I/O	Alternate Function 1	Alternate Function 2	Alternate Function 3	Deep Sleep 1	Deep Sleep 2
P1.6							scb[0].spi_select3:1
P1.7							
P2.0		prgio[0].io[0]	tcpwm.line[4]:0	csd.comp	tcpwm.tr_in[4]	scb[1].i2c_scl:1	scb[1].spi_mosi:2
P2.1		prgio[0].io[1]	tcpwm.line_compl[4]:0		tcpwm.tr_in[5]	scb[1].i2c_sda:1	scb[1].spi_miso:2
P2.2		prgio[0].io[2]					scb[1].spi_clk:2
P2.3		prgio[0].io[3]					scb[1].spi_select0:2
P2.4		prgio[0].io[4]	tcpwm.line[0]:1				scb[1].spi_select1:1
P2.5		prgio[0].io[5]	tcpwm.line_compl[0]:1				scb[1].spi_select2:1
P2.6		prgio[0].io[6]	tcpwm.line[1]:1				scb[1].spi_select3:1
P2.7		prgio[0].io[7]	tcpwm.line_compl[1]:1			lpcomp.comp[0]:1	
P3.0		prgio[1].io[0]	tcpwm.line[0]:0	scb[1].uart_rx:1		scb[1].i2c_scl:2	scb[1].spi_mosi:0
P3.1		prgio[1].io[1]	tcpwm.line_compl[0]:0	scb[1].uart_tx:1		scb[1].i2c_sda:2	scb[1].spi_miso:0
P3.2		prgio[1].io[2]	tcpwm.line[1]:0	scb[1].uart_cts:1		cpuss.swd_data	scb[1].spi_clk:0
P3.3		prgio[1].io[3]	tcpwm.line_compl[1]:0	scb[1].uart_rts:1		cpuss.swd_clk	scb[1].spi_select0:0
P3.4		prgio[1].io[4]	tcpwm.line[2]:0		tcpwm.tr_in[6]		scb[1].spi_select1:0
P3.5		prgio[1].io[5]	tcpwm.line_compl[2]:0		tcpwm.tr_in[7]		scb[1].spi_select2:0
P3.6		prgio[1].io[6]	tcpwm.line[3]:0		tcpwm.tr_in[8]		scb[1].spi_select3:0
P3.7		prgio[1].io[7]	tcpwm.line_compl[3]:0		tcpwm.tr_in[9]	lpcomp.comp[1]:1	
P4.0	csd.vref_ext			scb[0].uart_rx:0	tcpwm.tr_in[10]	scb[0].i2c_scl:1	scb[0].spi_mosi:0
P4.1	csd.cshieldpads			scb[0].uart_tx:0	tcpwm.tr_in[11]	scb[0].i2c_sda:1	scb[0].spi_miso:0
P4.2	csd.cmodpad			scb[0].uart_cts:0		lpcomp.comp[0]:0	scb[0].spi_clk:0
P4.3	csd.csh_tank			scb[0].uart_rts:0		lpcomp.comp[1]:0	scb[0].spi_select0:0



Power

The following power system diagram shows the set of power supply pins as implemented for the PSoC 4000S. The system has one regulator in Active mode for the digital circuitry. There is no analog regulator; the analog circuits run directly from the V_{DD} input.

Figure 3. Power Supply Connections



There are two distinct modes of operation. In Mode 1, the supply voltage range is 1.8 V to 5.5 V (unregulated externally; internal regulator operational). In Mode 2, the supply range is $1.8 \text{ V} \pm 5\%$ (externally regulated; 1.71 to 1.89, internal regulator bypassed).

Mode 1: 1.8 V to 5.5 V External Supply

In this mode, the PSoC 4000S is powered by an external power supply that can be anywhere in the range of 1.8 to 5.5 V. This range is also designed for battery-powered operation. For example, the chip can be powered from a battery system that starts at 3.5 V and works down to 1.8 V. In this mode, the internal regulator of the PSoC 4000S supplies the internal logic and its output is connected to the V_{CCD} pin. The VCCD pin must be bypassed to ground via an external capacitor (0.1 $\mu F;\, X5R$ ceramic or better) and must not be connected to anything else.

Mode 2: 1.8 V ±5% External Supply


In this mode, the PSoC 4000S is powered by an external power supply that must be within the range of 1.71 to 1.89 V; note that this range needs to include the power supply ripple too. In this mode, the VDD and VCCD pins are shorted together and bypassed. The internal regulator can be disabled in the firmware.

Bypass capacitors must be used from VDDD to ground. The typical practice for systems in this frequency range is to use a capacitor in the 1- μ F range, in parallel with a smaller capacitor (0.1 μ F, for example). Note that these are simply rules of thumb and that, for critical applications, the PCB layout, lead inductance, and the bypass capacitor parasitic should be simulated to design and obtain optimal bypassing.

An example of a bypass scheme is shown in the following diagram.

Figure 4. External Supply Range from 1.8 V to 5.5 V with Internal Regulator Active

Power supply bypass connections example





Electrical Specifications

Absolute Maximum Ratings

Table 2. Absolute Maximum Ratings^[1]

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID1	V _{DDD_ABS}	Digital supply relative to V _{SS}	-0.5	_	6		_
SID2	V _{CCD_ABS}	Direct digital core voltage input relative to V _{SS}	-0.5	-	1.95	V	_
SID3	V _{GPIO_ABS}	GPIO voltage	-0.5	_	V _{DD} +0.5	•	_
SID4	I _{GPIO_ABS}	Maximum current per GPIO	-25	_	25		_
SID5	I _{GPIO_injection}	GPIO injection current, Max for $V_{IH} > V_{DDD}$, and Min for $V_{IL} < V_{SS}$	-0.5	-	0.5	mA	Current injected per pin
BID44	ESD_HBM	Electrostatic discharge human body model	2200	-	-	V	_
BID45	ESD_CDM	Electrostatic discharge charged device model	500	-	_	V	_
BID46	LU	Pin current for latch-up	-140	_	140	mA	_

Device Level Specifications

All specifications are valid for –40 °C \leq T_A \leq 85 °C and T_J \leq 100 °C, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

Table 3. DC Specifications

Typical values measured at V_{DD} = 3.3 V and 25 °C.

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID53	V_{DD}	Power supply input voltage	1.8	-	5.5		Internally regulated supply
SID255	V_{DD}	Power supply input voltage (V _{CCD} = V _{DD} = V _{DDA})	1.71	-	1.89	V	Internally unregulated supply
SID54	V _{CCD}	Output voltage (for core logic)	_	1.8	_		_
SID55	C _{EFC}	External regulator voltage bypass	_	0.1	_	E	X5R ceramic or better
SID56	C _{EXC}	Power supply bypass capacitor	_	1	_	μF	X5R ceramic or better
Active Mode, \	V _{DD} = 1.8 V to 5.	5 V. Typical values measured at VDD =	: 3.3 V and	25 °C.			
SID10	I _{DD5}	Execute from flash; CPU at 6 MHz	_	1.2	2.0		_
SID16	I _{DD8}	Execute from flash; CPU at 24 MHz	_	2.4	4.0	mA	_
SID19	I _{DD11}	Execute from flash; CPU at 48 MHz	_	4.6	5.9		_
Sleep Mode, V							
SID22	I _{DD17}	I ² C wakeup WDT, and Comparators on	_	1.1	1.6	mA	6 MHz
SID25	I _{DD20}	I ² C wakeup, WDT, and Comparators on	_	1.4	1.9		12 MHz

Note

Document Number: 002-00123 Rev. *J Page 12 of 35

Usage above the absolute maximum conditions listed in Table 2 may cause permanent damage to the device. Exposure to Absolute Maximum conditions for extended
periods of time may affect device reliability. The Maximum Storage Temperature is 150 °C in compliance with JEDEC Standard JESD22-A103, High Temperature
Storage Life. When used below Absolute Maximum conditions but above normal operating conditions, the device may not operate to specification.



GPIO

Table 5. GPIO DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID57	V _{IH} ^[3]	Input voltage high threshold	$0.7 \times V_{DDD}$	-	-		CMOS Input
SID58	V _{IL}	Input voltage low threshold	-	_	$0.3 \times V_{DDD}$		CMOS Input
SID241	V _{IH} ^[3]	LVTTL input, V _{DDD} < 2.7 V	$0.7 \times V_{DDD}$	-	_		_
SID242	V _{IL}	LVTTL input, V _{DDD} < 2.7 V	-	_	$0.3 \times V_{DDD}$		_
SID243	V _{IH} [3]	LVTTL input, $V_{DDD} \ge 2.7 \text{ V}$	2.0	-	_] ,,	_
SID244	V_{IL}	LVTTL input, $V_{DDD} \ge 2.7 \text{ V}$	_	-	8.0	V	_
SID59	V _{OH}	Output voltage high level	V _{DDD} -0.6	-	_		I_{OH} = 4 mA at 3 V V_{DDD}
SID60	V _{OH}	Output voltage high level	V _{DDD} -0.5	-	_		I_{OH} = 1 mA at 3 V V_{DDD}
SID61	V _{OL}	Output voltage low level	-	_	0.6		I _{OL} = 4 mA at 1.8 V V _{DDD}
SID62	V_{OL}	Output voltage low level	_	-	0.6		I_{OL} = 10 mA at 3 V V_{DDD}
SID62A	V_{OL}	Output voltage low level	_	-	0.4		I_{OL} = 3 mA at 3 V V_{DDD}
SID63	R _{PULLUP}	Pull-up resistor	3.5	5.6	8.5	kΩ	_
SID64	R _{PULLDOWN}	Pull-down resistor	3.5	5.6	8.5	N22	_
SID65	I _{IL}	Input leakage current (absolute value)	-	_	2	nA	25 °C, V _{DDD} = 3.0 V
SID66	C _{IN}	Input capacitance	_	-	7	pF	_
SID67 ^[4]	V _{HYSTTL}	Input hysteresis LVTTL	25	40	_		$V_{DDD} \ge 2.7 \text{ V}$
SID68 ^[4]	V _{HYSCMOS}	Input hysteresis CMOS	0.05 × V _{DDD}	-	_	mV	V _{DD} < 4.5 V
SID68A ^[4]	V _{HYSCMOS5V5}	Input hysteresis CMOS	200	-	_		V _{DD} > 4.5 V
SID69 ^[4]	I _{DIODE}	Current through protection diode to V_{DD}/V_{SS}	_	_	100	μA	-
SID69A ^[4]	I _{TOT_GPIO}	Maximum total source or sink chip current	_	_	200	mA	_

Table 6. GPIO AC Specifications

(Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID70	T _{RISEF}	Rise time in fast strong mode	2	_	12	ns	3.3 V V _{DDD} , Cload = 25 pF
SID71	T _{FALLF}	Fall time in fast strong mode	2	-	12	115	3.3 V V _{DDD} , Cload = 25 pF
SID72	T _{RISES}	Rise time in slow strong mode	10	-	60	_	3.3 V V _{DDD} , Cload = 25 pF
SID73	T _{FALLS}	Fall time in slow strong mode	10	_	60	_	3.3 V V _{DDD} , Cload = 25 pF

V_{IH} must not exceed V_{DDD} + 0.2 V.
 Guaranteed by characterization.



Analog Peripherals

Table 9. Comparator DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID84	V _{OFFSET1}	Input offset voltage, Factory trim	_	_	±10		_
SID85	V _{OFFSET2}	Input offset voltage, Custom trim	_	_	±4	mV	_
SID86	V _{HYST}	Hysteresis when enabled	_	10	35		_
SID87	V _{ICM1}	Input common mode voltage in normal mode	0	_	V _{DDD} -0.1		Modes 1 and 2
SID247	V _{ICM2}	Input common mode voltage in low power mode	0	_	V_{DDD}	V	_
SID247A	V _{ICM3}	Input common mode voltage in ultra low power mode	0	_	V _{DDD} -1.15		V _{DDD} ≥ 2.2 V at -40 °C
SID88	C _{MRR}	Common mode rejection ratio	50	_	-	dB	V _{DDD} ≥ 2.7V
SID88A	C _{MRR}	Common mode rejection ratio	42	_	-	uБ	V _{DDD} ≤ 2.7V
SID89	I _{CMP1}	Block current, normal mode	_	_	400		_
SID248	I _{CMP2}	Block current, low power mode	_	_	100	μA	_
SID259	I _{CMP3}	Block current in ultra low-power mode	_	6	28	μ, ,	V _{DDD} ≥ 2.2 V at -40 °C
SID90	Z _{CMP}	DC Input impedance of comparator	35	_	_	МΩ	-

Table 10. Comparator AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID91	TRESP1	Response time, normal mode, 50 mV overdrive	-	38	110	ns	_
SID258	TRESP2	Response time, low power mode, 50 mV overdrive	-	70	200	115	_
SID92	TRESP3	Response time, ultra-low power mode, 200 mV overdrive	_	2.3	15	μs	V _{DDD} ≥ 2.2 V at -40 °C

Document Number: 002-00123 Rev. *J Page 16 of 35



Table 11. CSD and IDAC Specifications (continued)

SPEC ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SID315G	IDAC3CRT23	Output current of IDAC in 8-bit mode in medium range	69	_	82	μA	LSB = 300-nA typ.
SID315H	IDAC3CRT33	Output current of IDAC in 8-bit mode in high range	540	_	660	μA	LSB = 2.4-µA typ.
SID320	IDACOFFSET	All zeroes input	-	-	1	LSB	Polarity set by Source or Sink. Offset is 2 LSBs for 37.5 nA/LSB mode
SID321	IDACGAIN	Full-scale error less offset	_	_	±10	%	
SID322	IDACMISMATCH1	Mismatch between IDAC1 and IDAC2 in Low mode	-	-	9.2	LSB	LSB = 37.5-nA typ.
SID322A	IDACMISMATCH2	Mismatch between IDAC1 and IDAC2 in Medium mode	-	-	5.6	LSB	LSB = 300-nA typ.
SID322B	IDACMISMATCH3	Mismatch between IDAC1 and IDAC2 in High mode	-	-	6.8	LSB	LSB = 2.4-µA typ.
SID323	IDACSET8	Settling time to 0.5 LSB for 8-bit IDAC	-	-	10	μs	Full-scale transition. No external load.
SID324	IDACSET7	Settling time to 0.5 LSB for 7-bit IDAC	_	-	10	μs	Full-scale transition. No external load.
SID325	CMOD	External modulator capacitor.	-	2.2	_	nF	5-V rating, X7R or NP0 cap.

Table 12. 10-bit CapSense ADC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SIDA94	A_RES	Resolution	_	_	10	bits	Auto-zeroing is required every millisecond
SIDA95	A_CHNLS_S	Number of channels - single ended	_	-	16		Defined by AMUX Bus.
SIDA97	A-MONO	Monotonicity	-	_	_	Yes	
SIDA98	A_GAINERR	Gain error	-	_	±2	%	In V _{REF} (2.4 V) mode with V _{DDA} bypass capac- itance of 10 µF
SIDA99	A_OFFSET	Input offset voltage	-	-	3	mV	In V _{REF} (2.4 V) mode with V _{DDA} bypass capac- itance of 10 µF
SIDA100	A_ISAR	Current consumption	-	_	0.25	mA	
SIDA101	A_VINS	Input voltage range - single ended	V_{SSA}	-	V_{DDA}	V	
SIDA103	A_INRES	Input resistance	-	2.2	_	ΚΩ	
SIDA104	A_INCAP	Input capacitance	-	20	_	pF	
SIDA106	A_PSRR	Power supply rejection ratio	-	60	-	dB	In V _{REF} (2.4 V) mode with V _{DDA} bypass capac- itance of 10 µF
SIDA107	A_TACQ	Sample acquisition time	-	1	_	μs	
SIDA108	A_CONV8	Conversion time for 8-bit resolution at conversion rate = Fhclk/(2^(N+2)). Clock frequency = 48 MHz.	-	_	21.3	μs	Does not include acquisition time. Equivalent to 44.8 ksps including acquisition time.
SIDA108A	A_CONV10	Conversion time for 10-bit resolution at conversion rate = Fhclk/(2^(N+2)). Clock frequency = 48 MHz.	-	-	85.3	μs	Does not include acquisition time. Equivalent to 11.6 ksps including acquisition time.

Document Number: 002-00123 Rev. *J Page 18 of 35



Memory

Table 22. Flash DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID173	V_{PE}	Erase and program voltage	1.71	1	5.5	V	_

Table 23. Flash AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID174	T _{ROWWRITE} ^[9]	Row (block) write time (erase and program)	-	_	20		Row (block) = 128 bytes
SID175	T _{ROWERASE} ^[9]	Row erase time	-	-	16	ms	_
SID176	T _{ROWPROGRAM} ^[9]	Row program time after erase	-	_	4		-
SID178	T _{BULKERASE} ^[9]	Bulk erase time (32 KB)	-	-	35		_
SID180 ^[10]	T _{DEVPROG} ^[9]	Total device program time	_	-	7	Seconds	-
SID181 ^[10]	F _{END}	Flash endurance	100 K	-	_	Cycles	-
SID182 ^[10]	F _{RET}	Flash retention. $T_A \le 55$ °C, 100 K P/E cycles	20	-	_	- Years	_
SID182A ^[10]	_	Flash retention. $T_A \le 85$ °C, 10 K P/E cycles	10	-	_	Tears	_
SID256	TWS48	Number of Wait states at 48 MHz	2	-	_		CPU execution from Flash
SID257	TWS24	Number of Wait states at 24 MHz	1	_	_		CPU execution from Flash

System Resources

Power-on Reset (POR)

Table 24. Power On Reset (PRES)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.CLK#6	SR_POWER_UP	Power supply slew rate	1	1	67	V/ms	At power-up
SID185 ^[10]	V _{RISEIPOR}	Rising trip voltage	0.80	1	1.5	V	_
SID186 ^[10]	V _{FALLIPOR}	Falling trip voltage	0.70	-	1.4		_

Table 25. Brown-out Detect (BOD) for V_{CCD}

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID190 ^[10]	V _{FALLPPOR}	BOD trip voltage in active and sleep modes	1.48	-	1.62	V	-
SID192 ^[10]	V _{FALLDPSLP}	BOD trip voltage in Deep Sleep	1.11	ı	1.5		-

Document Number: 002-00123 Rev. *J Page 22 of 35

Notes

9. It can take as much as 20 milliseconds to write to Flash. During this time the device should not be Reset, or Flash operations will be interrupted and cannot be relied on to have completed. Reset sources include the XRES pin, software resets, CPU lockup states and privilege violations, improper power supply levels, and watchdogs. Make certain that these are not inadvertently activated.



SWD Interface

Table 26. SWD Interface Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID213	F_SWDCLK1	$3.3~V \leq V_{DD} \leq 5.5~V$	_	I	14	MHz	SWDCLK ≤ 1/3 CPU clock frequency
SID214	F_SWDCLK2	$1.71 \text{ V} \le \text{V}_{DD} \le 3.3 \text{ V}$	-	ı	7	- IVITZ	SWDCLK ≤ 1/3 CPU clock frequency
SID215 ^[11]	T_SWDI_SETUP	T = 1/f SWDCLK	0.25*T	_	_		_
SID216 ^[11]	T_SWDI_HOLD	T = 1/f SWDCLK	0.25*T	_	_	ns	_
SID217 ^[11]	T_SWDO_VALID	T = 1/f SWDCLK	_	_	0.5*T	115	_
SID217A ^[11]	T_SWDO_HOLD	T = 1/f SWDCLK	1	_	_		_

Internal Main Oscillator

Table 27. IMO DC Specifications

(Guaranteed by Design)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID218	I _{IMO1}	IMO operating current at 48 MHz	_	_	250	μA	-
SID219	I _{IMO2}	IMO operating current at 24 MHz	-	-	180	μΑ	_

Table 28. IMO AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID223	F _{IMOTOL1}	Frequency variation at 24, 32, and 48 MHz (trimmed)	_	_	±2	%	
SID226	T _{STARTIMO}	IMO startup time	_	_	7	μs	-
SID228	T _{JITRMSIMO2}	RMS jitter at 24 MHz	_	145	-	ps	_

Internal Low-Speed Oscillator

Table 29. ILO DC Specifications

(Guaranteed by Design)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID231 ^[11]	I _{ILO1}	ILO operating current	ı	0.3	1.05	μΑ	_

Table 30. ILO AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID234 ^[11]	T _{STARTILO1}	ILO startup time	_	-	2	ms	_
SID236 ^[11]	T _{ILODUTY}	ILO duty cycle	40	50	60	%	_
SID237	F _{ILOTRIM1}	ILO frequency range	20	40	80	kHz	_

Document Number: 002-00123 Rev. *J Page 23 of 35

Note 11. Guaranteed by characterization.



Table 31. Watch Crystal Oscillator (WCO) Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SID398	FWCO	Crystal Frequency	-	32.768	_	kHz	
SID399	FTOL	Frequency tolerance	-	50	250	ppm	With 20-ppm crystal
SID400	ESR	Equivalent series resistance	-	50	_	kΩ	
SID401	PD	Drive Level	-	_	1	μW	
SID402	TSTART	Startup time	-	_	500	ms	
SID403	CL	Crystal Load Capacitance	6	_	12.5	pF	
SID404	C0	Crystal Shunt Capacitance	-	1.35	_	pF	
SID405	IWCO1	Operating Current (high power mode)	_	_	8	uA	
SID406	IWCO2	Operating Current (low power mode)	_	_	1	uA	

Table 32. External Clock Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
	•	External clock input frequency	0	_	48	MHz	-
SID306 ^[12]	ExtClkDuty	Duty cycle; measured at V _{DD/2}	45	_	55	%	-

Table 33. Block Specs

Spec ID	Parameter	Description	Min Typ		Max	Units	Details/Conditions
SID262 ^[12]	T _{CLKSWITCH}	System clock source switching time	3	-	4	Periods	_

Table 34. Smart I/O Pass-through Time (Delay in Bypass Mode)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SID252	_	Max delay added by Smart I/O in bypass mode	_	_	1.6	ns	

Document Number: 002-00123 Rev. *J Page 24 of 35

Note 12. Guaranteed by characterization.



Ordering Information

The PSoC 4000S part numbers and features are listed in the following table.

Table 35. PSoC 4000S Ordering Information

							Feat	ures						Package					
Category	MPN	Max CPU Speed (MHz)	Flash (KB)	SRAM (KB)	Opamp (CTBm)	CapSense	10-bit CSD ADC	12-bit SAR ADC	LP Comparators	TCPWM Blocks	SCB Blocks	Smart I/Os	GPIO	WLCSP (0.35-mm pitch)	24-Pin QFN	32-Pin QFN	40-Pin QFN	48-Pin TQFP	
	CY8C4024FNI-S402	24	16	2	0	0	1	0	2	5	2	8	21	~					
	CY8C4024LQI-S401	24	16	2	0	0	1	0	2	5	2	8	19		~				
	CY8C4024LQI-S402	24	16	2	0	0	1	0	2	5	2	16	27			~			
	CY8C4024LQI-S403	24	16	2	0	0	1	0	2	5	2	16	34				>		
4024	CY8C4024AZI-S403	24	16	2	0	0	1	0	2	5	2	16	36					~	
4024	CY8C4024FNI-S412	24	16	2	0	1	1	0	2	5	2	8	21	~					
	CY8C4024LQI-S411	24	16	2	0	1	1	0	2	5	2	8	19		~				
	CY8C4024LQI-S412	24	16	2	0	1	1	0	2	5	2	16	27			~			
	CY8C4024LQI-S413	24	16	2	0	1	1	0	2	5	2	16	34				~		
	CY8C4024AZI-S413	24	16	2	0	1	1	0	2	5	2	16	36					~	
	CY8C4025FNI-S402	24	32	4	0	0	1	0	2	5	2	8	21	~					
	CY8C4025LQI-S401	24	32	4	0	0	1	0	2	5	2	8	19		~				
	CY8C4025LQI-S402	24	32	4	0	0	1	0	2	5	2	16	27			~			
4025	CY8C4025AZI-S403	24	32	4	0	0	1	0	2	5	2	16	36					~	
4023	CY8C4025FNI-S412	24	32	4	0	1	1	0	2	5	2	8	21	~					
	CY8C4025LQI-S411	24	32	4	0	1	1	0	2	5	2	8	19		~				
	CY8C4025LQI-S412	24	32	4	0	1	1	0	2	5	2	16	27			~			
	CY8C4025AZI-S413	24	32	4	0	1	1	0	2	5	2	16	36					~	
	CY8C4045FNI-S412	48	32	4	0	1	1	0	2	5	2	8	21	~					
4045	CY8C4045LQI-S411	48	32	4	0	1	1	0	2	5	2	8	19		~				
4040	CY8C4045LQI-S412	48	32	4	0	1	1	0	2	5	2	16	27			~			
	CY8C4045AZI-S413	48	32	4	0	1	1	0	2	5	2	16	36					~	

The nomenclature used in the preceding table is based on the following part numbering convention:

Field	Description	Values	Meaning
CY8C	Cypress Prefix		
4	Architecture	4	PSoC 4
Α	Family	0	4000 Family
В	CPU Speed	2	24 MHz
	Oi o opecu	4	48 MHz

Document Number: 002-00123 Rev. *J Page 25 of 35



Package Diagrams

Figure 5. 48-pin TQFP Package Outline





Figure 6. 40-pin QFN Package Outline



NOTES:

- 2. REFERENCE JEDEC # MO-248
- 3. PACKAGE WEIGHT: 68 ±2 mg
- 4. ALL DIMENSIONS ARE IN MILLIMETERS

001-80659 *A







Figure 7. 32-pin QFN Package Outline

- 2. BASED ON REF JEDEC # MO-248
- 3. PACKAGE WEIGHT: 0.0388g
- 4. DIMENSIONS ARE IN MILLIMETERS

Figure 8. 24-pin QFN Package Outline



NOTES:

- HATCH IS SOLDERABLE EXPOSED METAL.
- 2. REFERENCE JEDEC # MO-248
- 3. PACKAGE WEIGHT: $29 \pm 3 \text{ mg}$
- 4. ALL DIMENSIONS ARE IN MILLIMETERS

001-13937 *F

The center pad on the QFN package should be connected to ground (VSS) for best mechanical, thermal, and electrical performance. If not connected to ground, it should be electrically floating and not connected to any other signal.



Acronyms

Table 40. Acronyms Used in this Document

Acronym	Description
abus	analog local bus
ADC	analog-to-digital converter
AG	analog global
АНВ	AMBA (advanced microcontroller bus architecture) high-performance bus, an ARM data transfer bus
ALU	arithmetic logic unit
AMUXBUS	analog multiplexer bus
API	application programming interface
APSR	application program status register
ARM [®]	advanced RISC machine, a CPU architecture
ATM	automatic thump mode
BW	bandwidth
CAN	Controller Area Network, a communications protocol
CMRR	common-mode rejection ratio
CPU	central processing unit
CRC	cyclic redundancy check, an error-checking protocol
DAC	digital-to-analog converter, see also IDAC, VDAC
DFB	digital filter block
DIO	digital input/output, GPIO with only digital capabilities, no analog. See GPIO.
DMIPS	Dhrystone million instructions per second
DMA	direct memory access, see also TD
DNL	differential nonlinearity, see also INL
DNU	do not use
DR	port write data registers
DSI	digital system interconnect
DWT	data watchpoint and trace
ECC	error correcting code
ECO	external crystal oscillator
EEPROM	electrically erasable programmable read-only memory
EMI	electromagnetic interference
EMIF	external memory interface
EOC	end of conversion
EOF	end of frame
EPSR	execution program status register
ESD	electrostatic discharge

Table 40. Acronyms Used in this Document (continued)

Acronym	Description
ETM	embedded trace macrocell
FIR	finite impulse response, see also IIR
FPB	flash patch and breakpoint
FS	full-speed
GPIO	general-purpose input/output, applies to a PSoC pin
HVI	high-voltage interrupt, see also LVI, LVD
IC	integrated circuit
IDAC	current DAC, see also DAC, VDAC
IDE	integrated development environment
I ² C, or IIC	Inter-Integrated Circuit, a communications protocol
IIR	infinite impulse response, see also FIR
ILO	internal low-speed oscillator, see also IMO
IMO	internal main oscillator, see also ILO
INL	integral nonlinearity, see also DNL
I/O	input/output, see also GPIO, DIO, SIO, USBIO
IPOR	initial power-on reset
IPSR	interrupt program status register
IRQ	interrupt request
ITM	instrumentation trace macrocell
LCD	liquid crystal display
LIN	Local Interconnect Network, a communications protocol.
LR	link register
LUT	lookup table
LVD	low-voltage detect, see also LVI
LVI	low-voltage interrupt, see also HVI
LVTTL	low-voltage transistor-transistor logic
MAC	multiply-accumulate
MCU	microcontroller unit
MISO	master-in slave-out
NC	no connect
NMI	nonmaskable interrupt
NRZ	non-return-to-zero
NVIC	nested vectored interrupt controller
NVL	nonvolatile latch, see also WOL
opamp	operational amplifier
PAL	programmable array logic, see also PLD

Document Number: 002-00123 Rev. *J Page 31 of 35

Page 33 of 35



Document Conventions

Units of Measure

Table 41. Units of Measure

Symbol	Unit of Measure
°C	degrees Celsius
dB	decibel
fF	femto farad
Hz	hertz
KB	1024 bytes
kbps	kilobits per second
Khr	kilohour
kHz	kilohertz
kΩ	kilo ohm
ksps	kilosamples per second
LSB	least significant bit
Mbps	megabits per second
MHz	megahertz
ΜΩ	mega-ohm
Msps	megasamples per second
μΑ	microampere
μF	microfarad
μH	microhenry
μs	microsecond
μV	microvolt
μW	microwatt
mA	milliampere
ms	millisecond
mV	millivolt
nA	nanoampere
ns	nanosecond
nV	nanovolt
Ω	ohm
pF	picofarad
ppm	parts per million
ps	picosecond
S	second
sps	samples per second
sqrtHz	square root of hertz
V	volt

Document Number: 002-00123 Rev. *J



Revision History

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	4883809	WKA	08/28/2015	New datasheet
*A	4992376	WKA	10/30/2015	Updated Pinouts. Added $V_{DDD} \ge 2.2V$ at −40 °C under Conditions for specs SID247A, SID90, SID92. Updated Table 12. Updated Ordering Information.
*B	5037826	SLAN	12/08/2015	Changed datasheet status to Preliminary
*C	5104369	WKA	01/27/2016	Added Errata. Added 25 WLCSP package details. Updated theta J _A and J _C values for all packages.
*D	5139206	WKA	02/16/2016	Updated copyright information at the end of the document.
*E	5173961	WKA	03/15/2016	Updated Pinouts. Updated values for SID79, BID194. SID175, and SID176. Updated CSD and IDAC Specifications. Updated 10-bit CapSense ADC Specifications.
*F	5268662	WKA	05/12/2016	Updated Alternate Pin Functions. Updated the following specs: SID310, SID312, SID313, SID314, SID314C, SID314D, SID314E, SID315, SID315C, SID315D, SID315E, SID322A, SID322B, SIDA109. Removed Errata section. Updated the Cypress logo and copyright information based on the template.
*G	5330930	WKA	07/27/2016	Updated LCD Segment Drive. Updated SID60 conditions. Updated IDD specs. Corrected package dimensions for WLCSP package and added WLCSP MSL condition. Moved datasheet status to Final.
*H	5415365	WKA	09/14/2016	Added 40-pin QFN pin and package details. Updated IDD spec values in DC Specifications.
*	5561833	WKA	01/09/2017	Changed PRGIO references to Smart I/O.
*J	5704046	GNKK	04/26/2017	Updated the Cypress logo and copyright information.

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/touch

cypress.com/wireless

cypress.com/usb

Products

Touch Sensing

USB Controllers

Wireless Connectivity

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc Power Management ICs cypress.com/pmic

PS0C 1 | PS0C 3 | P

PSoC[®]Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2015-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-00123 Rev. *J Revised April 26, 2017 Page 35 of 35