
E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Active
Core Processor	XCore
Core Size	32-Bit 12-Core
Speed	1000MIPS
Connectivity	Configurable
Peripherals	
Number of I/O	84
Program Memory Size	128KB (32K x 32)
Program Memory Type	SRAM
EEPROM Size	-
RAM Size	-
Voltage - Supply (Vcc/Vdd)	0.95V ~ 3.6V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	124-TFQFN Dual Rows, Exposed Pad
Supplier Device Package	124-QFN DualRow (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/xmos/xs1-l12a-128-qf124-i10

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Channels and channel ends Tasks running on logical cores communicate using channels formed between two channel ends. Data can be passed synchronously or asynchronously between the channel ends assigned to the communicating tasks. Section 5.5
- xCONNECT Switch and Links Between tiles, channel communications are implemented over a high performance network of xCONNECT Links and routed through a hardware xCONNECT Switch. Section 5.6
- ▶ **Ports** The I/O pins are connected to the processing cores by Hardware Response ports. The port logic can drive its pins high and low, or it can sample the value on its pins optionally waiting for a particular condition. Section 5.3
- Clock blocks xCORE devices include a set of programmable clock blocks that can be used to govern the rate at which ports execute. Section 5.4
- Memory Each xCORE Tile integrates a bank of SRAM for instructions and data, and a block of one-time programmable (OTP) memory that can be configured for system wide security features. Section 8
- PLL The PLL is used to create a high-speed processor clock given a low speed external oscillator. Section 6
- JTAG The JTAG module can be used for loading programs, boundary scan testing, in-circuit source-level debugging and programming the OTP memory. Section 9

1.1 Software

Devices are programmed using C, C++ or xC (C with multicore extensions). XMOS provides tested and proven software libraries, which allow you to quickly add interface and processor functionality such as USB, Ethernet, PWM, graphics driver, and audio EQ to your applications.


1.2 xTIMEcomposer Studio

The xTIMEcomposer Studio development environment provides all the tools you need to write and debug your programs, profile your application, and write images into flash memory or OTP memory on the device. Because xCORE devices operate deterministically, they can be simulated like hardware within xTIMEcomposer: uniquely in the embedded world, xTIMEcomposer Studio therefore includes a static timing analyzer, cycle-accurate simulator, and high-speed in-circuit instrumentation.

xTIMEcomposer can be driven from either a graphical development environment, or the command line. The tools are supported on Windows, Linux and MacOS X and available at no cost from xmos.com/downloads. Information on using the tools is provided in the xTIMEcomposer User Guide, X3766.

-XM()S

3 Pin Configuration



-XMOS[®]-

4 Signal Description

This section lists the signals and I/O pins available on the XS1-L12A-128-QF124. The device provides a combination of 1 bit, 4bit, 8bit and 16bit ports, as well as wider ports that are fully or partially (gray) bonded out. All pins of a port provide either output or input, but signals in different directions cannot be mapped onto the same port.

Pins may have one or more of the following properties:

PD/PU: The IO pin a weak pull-down or pull-up resistor. On GPIO pins this resistor can be enabled.

Power pins (6)								
Signal	Function	Properties						
GND	Digital ground	GND						
OTP_VCC	OTP power supply	PWR						
PLL_AGND	Analog ground for PLL	GND						
PLL_AVDD	Analog PLL power	PWR						
VDD	Digital tile power	PWR						
VDDIO	Digital I/O power	PWR						

ST: The IO pin has a Schmitt Trigger on its input.

Clocks pins (2)										
Signal	Function	Туре	Properties							
CLK	PLL reference clock	Input	PD, ST							
MODE[4:0]	Boot mode select	Input	PU, ST							

JTAG pins (7)								
Signal	Function	Туре	Properties					
DEBUG_N	Multi-chip debug	I/O	PU					
RST_N	Global reset input	Input	PU, ST					
тск	Test clock	Input	PU, ST					
TDI	Test data input	Input	PU, ST					
TDO	Test data output	Output	PD, OT					
TMS	Test mode select	Input	PU, ST					
TRST_N	Test reset input	Input	PU, ST					

I/O pins (84)									
Signal	Function Type Properties								
X0D00	1A ⁰	I/O	PD _S , R _S						

-XMOS[®]



6

Signal	Function	Туре	Properties
X0D01	XLA ⁴ _{out} 1B ⁰	I/O	PD _S , R _S
X0D02	$XLA_{out}^3 \qquad 4A^0 8A^0 16A^0 32A^{20}$	I/O	PD _S , R _U
X0D03	$XLA_{out}^2 \qquad 4A^1 8A^1 16A^1 32A^{21}$	I/O	PD _S , R _U
X0D04	$XLA_{out}^{1} \qquad 4B^{0} 8A^{2} 16A^{2} 32A^{22}$	I/O	PDs, Ru
X0D05	XLA_{out}^{0} 4B ¹ 8A ³ 16A ³ 32A ²³	I/O	PDs, Ru
X0D06	XLA_{in}^{0} 4B ² 8A ⁴ 16A ⁴ 32A ²⁴	I/O	PD _S , R _U
X0D07	XLA_{in}^{1} 4B ³ 8A ⁵ 16A ⁵ 32A ²⁵	I/O	PD _S , R _U
X0D08	XLA_{in}^2 4A ² 8A ⁶ 16A ⁶ 32A ²⁶	I/O	PD _S , R _U
X0D09	XLA_{in}^{3} 4A ³ 8A ⁷ 16A ⁷ 32A ²⁷	I/O	PD _S , R _U
X0D10	XLA_{in}^4 1C ⁰	I/O	PDs, Rs
X0D11	1D ⁰	I/O	PDs, Rs
X0D12	1 E ⁰	I/O	PD _S , R _U
X0D13	XLB ⁴ _{out} 1F ⁰	I/O	PD _S , R _U
X0D14	XLB ³ _{out} 4C ⁰ 8B ⁰ 16A ⁸ 32A ²⁸	I/O	PD _S , R _U
X0D15	XLB ² _{out} 4C ¹ 8B ¹ 16A ⁹ 32A ²⁹	I/O	PD _S , R _U
X0D16	XLB_{out}^{1} $4D^{0}$ $8B^{2}$ $16A^{10}$	I/O	PDs, Ru
X0D17	XLB_{out}^{0} 4D ¹ 8B ³ 16A ¹¹	I/O	PD _S , R _U
X0D18	XLB_{in}^{0} 4D ² 8B ⁴ 16A ¹²	I/O	PD _S , R _U
X0D19	XLB ¹ _{in} 4D ³ 8B ⁵ 16A ¹³	I/O	PD _S , R _U
X0D20	XLB_{in}^2 $4C^2$ $8B^6$ $16A^{14}$ $32A^{30}$	I/O	PD _S , R _U
X0D21	XLB ³ _{in} 4C ³ 8B ⁷ 16A ¹⁵ 32A ³¹	I/O	PD _S , R _U
X0D22	XLB ⁴ _{in} 1G ⁰	I/O	PDs, Ru
X0D23	1H ⁰	I/O	PD _S , R _U
X0D24	11 ⁰	I/O	PDs
X0D25	1J ⁰	I/O	PDs
X0D26	4E ⁰ 8C ⁰ 16B ⁰	I/O	PD _S , R _U
X0D27	4E ¹ 8C ¹ 16B ¹	I/O	PD _S , R _U
X0D28	4F ⁰ 8C ² 16B ²	I/O	PDs, Ru
X0D29	4F ¹ 8C ³ 16B ³	I/O	PD _S , R _U
X0D30	4F ² 8C ⁴ 16B ⁴	I/O	PD _S , R _U
X0D31	4F ³ 8C ⁵ 16B ⁵	I/O	PD _S , R _U
X0D32	4E ² 8C ⁶ 16B ⁶	I/O	PD _S , R _U
X0D33	4E ³ 8C ⁷ 16B ⁷	I/O	PD _S , R _U
X0D34	1K ⁰	I/O	PDs
X0D35	1L ⁰	I/O	PDs
X0D36	1M ⁰ 8D ⁰ 16B ⁸	I/O	PDs
X0D37	1N ⁰ 8D ¹ 16B ⁹	I/O	PD _S , R _U
X0D38	10 ⁰ 8D ² 16B ¹⁰	I/O	PD _S , R _U
X0D39	1P ⁰ 8D ³ 16B ¹¹	I/O	PDs, Ru
X0D40	8D ⁴ 16B ¹²	I/O	PDs, Ru
X0D41	8D ⁵ 16B ¹³	I/O	PD _S , R _U
X0D42	8D ⁶ 16B ¹⁴	I/O	PD _S , R _U
X0D43	8D ⁷ 16B ¹⁵	I/O	PU _S , R _U
			(continued)

-XMOS[®]-

5 Product Overview

The XS1-L12A-128-QF124 is a powerful device that consists of two xCORE Tiles, each comprising a flexible logical processing cores with tightly integrated I/O and on-chip memory.

5.1 Logical cores

MIPS

800 MIPS

1000 MIPS

Frequency

400 MHz

500 MHz

Speed

grade

8

10

Each tile has 6 active logical cores, which issue instructions down a shared fourstage pipeline. Instructions from the active cores are issued round-robin. If up to four logical cores are active, each core is allocated a quarter of the processing cycles. If more than four logical cores are active, each core is allocated at least 1/ncycles (for *n* cores). Figure 2 shows the guaranteed core performance depending on the number of cores used.

2

100

125

3

100

125

Minimum MIPS per core (for *n* cores)

4

100

125

5

80

100

6

67

83

Figure 2: Logical core performance

There is no way that the performance of a logical core can be reduced below these predicted levels. Because cores may be delayed on I/O, however, their unused processing cycles can be taken by other cores. This means that for more than four logical cores, the performance of each core is often higher than the predicted minimum but cannot be guaranteed.

1

100

125

The logical cores are triggered by events instead of interrupts and run to completion. A logical core can be paused to wait for an event.


5.2 xTIME scheduler

The xTIME scheduler handles the events generated by xCORE Tile resources, such as channel ends, timers and I/O pins. It ensures that all events are serviced and synchronized, without the need for an RTOS. Events that occur at the I/O pins are handled by the Hardware-Response ports and fed directly to the appropriate xCORE Tile. An xCORE Tile can also choose to wait for a specified time to elapse, or for data to become available on a channel.

Tasks do not need to be prioritised as each of them runs on their own logical xCORE. It is possible to share a set of low priority tasks on a single core using cooperative multitasking.

5.3 Hardware Response Ports

Hardware Response ports connect an xCORE tile to one or more physical pins and as such define the interface between hardware attached to the XS1-L12A-128-QF124, and the software running on it. A combination of 1 bit, 4bit, 8bit, 16bit and 32bit ports are available. All pins of a port provide either output or input. Signals in different directions cannot be mapped onto the same port.



The port logic can drive its pins high or low, or it can sample the value on its pins, optionally waiting for a particular condition. Ports are accessed using dedicated instructions that are executed in a single processor cycle.

Data is transferred between the pins and core using a FIFO that comprises a SERDES and transfer register, providing options for serialization and buffered data.


Each port has a 16-bit counter that can be used to control the time at which data is transferred between the port value and transfer register. The counter values can be obtained at any time to find out when data was obtained, or used to delay I/O until some time in the future. The port counter value is automatically saved as a timestamp, that can be used to provide precise control of response times.

The ports and xCONNECT links are multiplexed onto the physical pins. If an xConnect Link is enabled, the pins of the underlying ports are disabled. If a port is enabled, it overrules ports with higher widths that share the same pins. The pins on the wider port that are not shared remain available for use when the narrower port is enabled. Ports always operate at their specified width, even if they share pins with another port.

5.4 Clock blocks

xCORE devices include a set of programmable clocks called clock blocks that can be used to govern the rate at which ports execute. Each xCORE tile has six clock blocks: the first clock block provides the tile reference clock and runs at a default frequency of 100MHz; the remaining clock blocks can be set to run at different frequencies.

A clock block can use a 1-bit port as its clock source allowing external application clocks to be used to drive the input and output interfaces.



In many cases I/O signals are accompanied by strobing signals. The xCORE ports can input and interpret strobe (known as readyIn and readyOut) signals generated by external sources, and ports can generate strobe signals to accompany output data.

On reset, each port is connected to clock block 0, which runs from the xCORE Tile reference clock.

5.5 Channels and Channel Ends

Logical cores communicate using point-to-point connections, formed between two channel ends. A channel-end is a resource on an xCORE tile, that is allocated by the program. Each channel-end has a unique system-wide identifier that comprises a unique number and their tile identifier. Data is transmitted to a channel-end by an output-instruction; and the other side executes an input-instruction. Data can be passed synchronously or asynchronously between the channel ends.

5.6 xCONNECT Switch and Links

XMOS devices provide a scalable architecture, where multiple xCORE devices can be connected together to form one system. Each xCORE device has an xCONNECT interconnect that provides a communication infrastructure for all tasks that run on the various xCORE tiles on the system.

The interconnect relies on a collection of switches and XMOS links. Each xCORE device has an on-chip switch that can set up circuits or route data. The switches are connected by xConnect Links. An XMOS link provides a physical connection between two switches. The switch has a routing algorithm that supports many different topologies, including lines, meshes, trees, and hypercubes.

The links operate in either 2 wires per direction or 5 wires per direction mode, depending on the amount of bandwidth required. Circuit switched, streaming and packet switched data can both be supported efficiently. Streams provide the fastest possible data rates between xCORE Tiles (up to 250 MBit/s), but each stream requires a single link to be reserved between switches on two tiles. All packet communications can be multiplexed onto a single link.



12

Figure 8: Boot source pins

MODE	MODE	MODE	Boot Source
[4]	[3]	[2]	
Х	0	0	None: Device waits to be booted via JTAG
Х	0	1	Reserved
0	1	0	Tile0 boots from link B, Tile1 from channel end 0 via Tile0
0	1	1	Tile0 boots from SPI, Tile1 from channel end 0 via Tile0
1	1	0	Tile0 and Tile1 independently enable link B and internal links (E, F, G, H), and boot from channel end 0
1	1	1	Tile0 and Tile 1 boot from SPI independently

The program size and CRC are stored least significant byte first. The program is loaded into the lowest memory address of RAM, and the program is started from that address. The CRC is calculated over the byte stream represented by the program size and the program itself. The polynomial used is 0xEDB88320 (IEEE 802.3); the CRC register is initialized with 0xFFFFFFFF and the residue is inverted to produce the CRC.

7.1 Boot from SPI master

If set to boot from SPI master, the processor enables the four pins specified in Figure 9, and drives the SPI clock at 2.5 MHz (assuming a 400 MHz core clock). A READ command is issued with a 24-bit address 0x000000. The clock polarity and phase are 0 / 0.

	Pin	Signal	Description
	X0D00	MISO	Master In Slave Out (Data)
Figure 9:	X0D01	SS	Slave Select
SPI master	X0D10	SCLK	Clock
pins	X0D11	MOSI	Master Out Slave In (Data)

The xCORE Tile expects each byte to be transferred with the *least-significant bit first*. Programmers who write bytes into an SPI interface using the most significant bit first may have to reverse the bits in each byte of the image stored in the SPI device.

If a large boot image is to be read in, it is faster to first load a small boot-loader that reads the large image using a faster SPI clock, for example 50 MHz or as fast as the flash device supports.

The pins used for SPI boot are hardcoded in the boot ROM and cannot be changed. If required, an SPI boot program can be burned into OTP that uses different pins.

7.2 Boot from xConnect Link

If set to boot from an xConnect Link, the processor enables Link B around 200 ns after the boot process starts. Enabling the Link switches off the pull-down on

resistors X0D16..X0D19, drives X0D16 and X0D17 low (the initial state for the Link), and monitors pins X0D18 and X0D19 for boot-traffic. X0D18 and X0D19 must be low at this stage. If the internal pull-down is too weak to drain any residual charge, external pull-downs of 10K may be required on those pins.

The boot-rom on the core will then:

- 1. Allocate channel-end 0.
- 2. Input a word on channel-end 0. It will use this word as a channel to acknowledge the boot. Provide the null-channel-end 0x0000FF02 if no acknowledgment is required.
- 3. Input the boot image specified above, including the CRC.
- 4. Input an END control token.
- 5. Output an END control token to the channel-end received in step 2.
- 6. Free channel-end 0.
- 7. Jump to the loaded code.

7.3 Boot from OTP

If an xCORE tile is set to use secure boot (see Figure 7), the boot image is read from address 0 of the OTP memory in the tile's security module.

This feature can be used to implement a secure bootloader which loads an encrypted image from external flash, decrypts and CRC checks it with the processor, and discontinues the boot process if the decryption or CRC check fails. XMOS provides a default secure bootloader that can be written to the OTP along with secret decryption keys.

Each tile has its own individual OTP memory, and hence some tiles can be booted from OTP while others are booted from SPI or the channel interface. This enables systems to be partially programmed, dedicating one or more tiles to perform a particular function, leaving the other tiles user-programmable.

7.4 Security register

The security register enables security features on the xCORE tile. The features shown in Figure 10 provide a strong level of protection and are sufficient for providing strong IP security.

8 Memory

8.1 OTP

Each xCORE Tile integrates 8 KB one-time programmable (OTP) memory along with a security register that configures system wide security features. The OTP holds

The JTAG usercode register can be read by using the USERCODE instruction. Its contents are specified in Figure 13. The OTP User ID field is read from bits [22:31] of the security register on xCORE Tile 0, *see* §8.1 (all zero on unprogrammed devices).

Figure 13: USERCODE return value

	Bit	Bit31 Usercode Register Bit0										lit0																				
-		OTP User ID							Unused Silicon Revision																							
-	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	0			()			(D			Ĩ	2	8			0				0				0							

9.1 PCU

PCU_WAKE should be left unconnected, PCU_GATE should be left unconnected and PCU_CLK must be tied to CLK.

10 Board Integration

The device has the following power supply pins:

- VDD pins for the xCORE Tile
- VDDIO pins for the I/O lines
- PLL_AVDD pins for the PLL
- PCU_VDD and PCU_VDDIO pins for the PCU
- OTP_VCC pins for the OTP

Several pins of each type are provided to minimize the effect of inductance within the package, all of which must be connected. The power supplies must be brought up monotonically and input voltages must not exceed specification at any time.

The VDD supply must ramp from 0V to its final value within 10 ms to ensure correct startup.

The VDDIO and OTP_VCC supply must ramp to its final value before VDD reaches 0.4 V.

The PLL_AVDD supply should be separated from the other noisier supplies on the board. The PLL requires a very clean power supply, and a low pass filter (for example, a 2.2Ω resistor and 100 nF multi-layer ceramic capacitor) is recommended on this pin.


The PCU_VDD supply must be connected to the VDD supply.

The PCU_VDDIO supply must be connected to the VDDIO supply.

The OTP_VCC supply should be connected to the VDDIO supply.

The following ground pins are provided:

12.1 Part Marking



13 Ordering Information

	Product Code	Marking	Qualification	Speed Grade
	XS1-L12A-128-QF124-C8	12L7C8	Commercial	800 MIPS
Figure 28:	XS1-L12A-128-QF124-C10	12L7C10	Commercial	1000 MIPS
Orderable part numbers	XS1-L12A-128-QF124-I8	12L7I8	Industrial	800 MIPS
	XS1-L12A-128-QF124-I10	12L7I10	Industrial	1000 MIPS

-XMOS

B.1 RAM base address: 0x00

This register contains the base address of the RAM. It is initialized to 0x00010000.

0x00: RAM base address

00:	Bits	Perm	Init	Description
se	31:2	RW		Most significant 16 bits of all addresses.
SS	1:0	RO	-	Reserved

B.2 Vector base address: 0x01

Base address of event vectors in each resource. On an interrupt or event, the 16 most significant bits of the destination address are provided by this register; the least significant 16 bits come from the event vector.

0x01: Vector base address

- :	Bits	Perm	Init	Description
e	31:16	RW		The most significant bits for all event and interrupt vectors.
S	15:0	RO	-	Reserved

B.3 xCORE Tile control: 0x02

Register to control features in the xCORE tile

Bits	Perm	Init	Description
31:6	RO	-	Reserved
5	RW	0	Set to 1 to select the dynamic mode for the clock divider when the clock divider is enabled. In dynamic mode the clock divider is only activated when all active logical cores are paused. In static mode the clock divider is always enabled.
4	RW	0	Set to 1 to enable the clock divider. This slows down the xCORE tile clock in order to use less power.
3:0	RO	-	Reserved

0x02: xCORE Tile control

B.4 xCORE Tile boot status: 0x03

This read-only register describes the boot status of the xCORE tile.

-XMOS-

B.8 Ring Oscillator Value: 0x08

This register contains the current count of the xCORE Tile Wire ring oscillator. This value is not reset on a system reset.

0x08: Ring Oscillator Value

:	Bits	Perm	Init	Description
r r	31:16	RO	-	Reserved
2	15:0	RO	-	Ring oscillator counter data.

B.9 Ring Oscillator Value: 0x09

This register contains the current count of the Peripheral Cell ring oscillator. This value is not reset on a system reset.

0x09 Ring Oscillator Value

): ~	Bits	Perm	Init	Description
g r	31:16	RO	-	Reserved
e	15:0	RO	-	Ring oscillator counter data.

B.10 Ring Oscillator Value: 0x0A

This register contains the current count of the Peripheral Wire ring oscillator. This value is not reset on a system reset.

0x0A: Ring Oscillator Value

A: ng	Bits	Perm	Init	Description
or	31:16	RO	-	Reserved
ue	15:0	RO	-	Ring oscillator counter data.

B.11 Debug SSR: 0x10

This register contains the value of the SSR register when the debugger was called.

0x10:	Bits	Perm	Init	Description
Debug SSR	31:0	RO	-	Reserved

B.12 Debug SPC: 0x11

This register contains the value of the SPC register when the debugger was called.

B.19 Debug scratch: 0x20 .. 0x27

A set of registers used by the debug ROM to communicate with an external debugger, for example over JTAG. This is the same set of registers as the Debug Scratch registers in the xCORE tile configuration.

0x20 .. 0x27: Debug scratch

0x27: ebug	Bits	Perm	Init	Description	
ratch	31:0	DRW		Value.	

B.20 Instruction breakpoint address: 0x30 .. 0x33

This register contains the address of the instruction breakpoint. If the PC matches this address, then a debug interrupt will be taken. There are four instruction breakpoints that are controlled individually.

0x30 .. 0x33: Instruction breakpoint address

ction				
point	Bits	Perm	Init	Description
dress	31:0	DRW		Value.

B.21 Instruction breakpoint control: 0x40 .. 0x43

This register controls which logical cores may take an instruction breakpoint, and under which condition.

Bits	Perm	Init	Description
31:24	RO	-	Reserved
23:16	DRW	0	A bit for each logical core in the tile allowing the breakpoint to be enabled individually for each logical core.
15:2	RO	-	Reserved
1	DRW	0	Set to 1 to cause an instruction breakpoint if the PC is not equal to the breakpoint address. By default, the breakpoint is triggered when the PC is equal to the breakpoint address.
0	DRW	0	When 1 the instruction breakpoint is enabled.

0x40 .. 0x43: Instruction breakpoint control

B.22 Data watchpoint address 1: 0x50 .. 0x53

This set of registers contains the first address for the four data watchpoints.

XMOS

0x50 .. 0x53: Data watchpoint address 1

Data Ipoint	Bits	Perm	Init	Description
ress 1	31:0	DRW		Value.

B.23 Data watchpoint address 2: 0x60 ... 0x63

This set of registers contains the second address for the four data watchpoints.

0x60 .. 0x63: Data watchpoint address 2

ata int	Bits	Perm	Init	Description
5 2	31:0	DRW		Value.

B.24 Data breakpoint control register: 0x70 .. 0x73

This set of registers controls each of the four data watchpoints.

	Bits	Perm	Init	Description
	31:24	RO	-	Reserved
	23:16	DRW	0	A bit for each logical core in the tile allowing the breakpoint to be enabled individually for each logical core.
	15:3	RO	-	Reserved
	2	DRW	0	Set to 1 to enable breakpoints to be triggered on loads. Breakpoints always trigger on stores.
a t	1	DRW	0	By default, data watchpoints trigger if memory in the range [Address1Address2] is accessed (the range is inclusive of Address1 and Address2). If set to 1, data watchpoints trigger if memory outside the range (Address2Address1) is accessed (the range is exclusive of Address2 and Address1).
r	0	DRW	0	When 1 the instruction breakpoint is enabled.

0x70 .. 0x73: Data breakpoint control register

B.25 Resources breakpoint mask: 0x80 .. 0x83

This set of registers contains the mask for the four resource watchpoints.

-XMOS[®]

C.1 Device identification: 0x00

0x00:
Device
identification

Bits	Perm	Init	Description
31:24	RO		Processor ID of this xCORE tile.
23:16	RO		Number of the node in which this xCORE tile is located.
15:8	RO		xCORE tile revision.
7:0	RO		xCORE tile version.

C.2 xCORE Tile description 1: 0x01

Bits Perm Init Description

This register describes the number of logical cores, synchronisers, locks and channel ends available on this xCORE tile.

				-
	31:24	RO		Number of channel ends.
0x01:	23:16	RO		Number of locks.
xCORE Tile	15:8	RO		Number of synchronisers.
description 1	7:0	RO	-	Reserved

C.3 xCORE Tile description 2: 0x02

This register describes the number of timers and clock blocks available on this xCORE tile.

0x02: xCORE Tile description 2

Bits	Perm	Init	Description
31:16	RO	-	Reserved
15:8	RO		Number of clock blocks.
7:0	RO		Number of timers.

C.4 Control PSwitch permissions to debug registers: 0x04

-XMOS-

This register can be used to control whether the debug registers (marked with permission CRW) are accessible through the tile configuration registers. When this bit is set, write -access to those registers is disabled, preventing debugging of the xCORE tile over the interconnect.

0x04: Control PSwitch permissions to debug registers

Bits	Perm	Init	Description	
31:1	RO	-	Reserved	
0	CRW		Set to 1 to restrict PSwitch access to all CRW marked registers to become read-only rather than read-write.	

C.5 Cause debug interrupts: 0x05

This register can be used to raise a debug interrupt in this xCORE tile.

0x05: Cause debug interrupts

Bits	Perm	Init	Description
31:2	RO	-	Reserved
1	RO	0	Set to 1 when the processor is in debug mode.
0	CRW	0	Set to 1 to request a debug interrupt on the processor.

C.6 xCORE Tile clock divider: 0x06

This register contains the value used to divide the PLL clock to create the xCORE tile clock. The divider is enabled under control of the tile control register

0x06: xCORE Tile clock divider

6:	Bits	Perm	Init	Description
e.	31:8	RO	-	Reserved
er	7:0	RW		Value of the clock divider minus one.

C.7 Security configuration: 0x07

Copy of the security register as read from OTP.

0x07: Security configuration

Bits	Perm	Init	Description
31:0	RO		Value.

C.8 PLink status: 0x10 .. 0x13

Status of each of the four processor links; connecting the xCORE tile to the switch.

-XMOS[®]

C.22 Chanend status: 0x80 .. 0x9F

These registers record the status of each channel-end on the tile.

	Bits	Perm	Init	Description
	31:26	RO	-	Reserved
	25:24	RO		00 - ChannelEnd, 01 - ERROR, 10 - PSCTL, 11 - Idle.
	23:16	RO		Based on SRC_TARGET_TYPE value, it represents channelEnd ID or Idle status.
	15:6	RO	-	Reserved
	5:4	RO		Two-bit network identifier
	3	RO	-	Reserved
	2	RO		1 when the current packet is considered junk and will be thrown away.
x9F:	1	RO	0	Set to 1 if the switch is routing data into the link, and if a route exists from another link.
end atus	0	RO	0	Set to 1 if the link is routing data into the switch, and if a route is created to another link on the switch.

-XMOS®

0x80 .. 0x9F: Chanend status

	Bits	Perm	Init	Description
	31:24	RO	-	Reserved
0x01: System	23:16	RO		Number of links on the switch.
switch	15:8	RO		Number of cores that are connected to this switch.
description	7:0	RO		Number of links per processor.

D.3 Switch configuration: 0x04

This register enables the setting of two security modes (that disable updates to the PLL or any other registers) and the header-mode.

Bits	Perm	Init	Description
31	RO	0	Set to 1 to disable any write access to the configuration registers in this switch.
30:9	RO	-	Reserved
8	RO	0	Set to 1 to disable updates to the PLL configuration register.
7:1	RO	-	Reserved
0	RO	0	Header mode. Set to 1 to enable 1-byte headers. This must be performed on all nodes in the system.

0x04: Switch configuration

D.4 Switch node identifier: 0x05

This register contains the node identifier.

0x05 Switch node identifier

	Bits	Perm	Init	Description
-	31:16	RO	-	Reserved
5: e er	15:0	RW	0	The unique 16-bit ID of this node. This ID is matched most- significant-bit first with incoming messages for routing pur- poses.

D.5 PLL settings: 0x06

An on-chip PLL multiplies the input clock up to a higher frequency clock, used to clock the I/O, processor, and switch, see Oscillator. Note: a write to this register will cause the tile to be reset.

-XMOS

Bits	Perm	Init	Description
31	RW	0	Write '1' to this bit to enable the link, write '0' to disable it. This bit controls the muxing of ports with overlapping links.
30	RW	0	Set to 0 to operate in 2 wire mode or 1 to operate in 5 wire mode
29:28	RO	-	Reserved
27	RO	0	Set to 1 on error: an RX buffer overflow or illegal token encoding has been received. This bit clears on reading.
26	RO	0	1 if this end of the link has issued credit to allow the remote end to transmit.
25	RO	0	1 if this end of the link has credits to allow it to transmit.
24	WO	0	Set to 1 to initialize a half-duplex link. This clears this end of the link's credit and issues a HELLO token; the other side of the link will reply with credits. This bit is self-clearing.
23	WO	0	Set to 1 to reset the receiver. The next symbol that is detected will be assumed to be the first symbol in a token. This bit is self-clearing.
22	RO	-	Reserved
21:11	RW	0	The number of system clocks between two subsequent transi- tions within a token
10:0	RW	0	The number of system clocks between two subsequent transmit tokens.

0x80 .. 0x87 Link configuration and initialization

D.15 Static link configuration: 0xA0 .. 0xA7

These registers are used for static (ie, non-routed) links. When a link is made static, all traffic is forwarded to the designated channel end and no routing is attempted. The registers control links C, D, A, B, G, H, E, and F in that order.

	Bits	Perm	Init	Description
_	31	RW	0	Enable static forwarding.
7:	30:5	RO	-	Reserved
k n	4:0	RW	0	The destination channel end on this node that packets received in static mode are forwarded to.

-XMOS[®]

0xA0 .. 0xA7 Static link configuration