



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Discontinued at Digi-Key
Core Processor	ARM® Cortex®-M4F
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	I ² C, IrDA, SmartCard, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	50
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.98V ~ 3.8V
Data Converters	A/D 8x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-QFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm32wg332f128-qfp64

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.1.18 Low Energy Timer (LETIMER)

The unique LETIMERTM, the Low Energy Timer, is a 16-bit timer that is available in energy mode EM2 in addition to EM1 and EM0. Because of this, it can be used for timing and output generation when most of the device is powered down, allowing simple tasks to be performed while the power consumption of the system is kept at an absolute minimum. The LETIMER can be used to output a variety of waveforms with minimal software intervention. It is also connected to the Real Time Counter (RTC), and can be configured to start counting on compare matches from the RTC.

2.1.19 Pulse Counter (PCNT)

The Pulse Counter (PCNT) can be used for counting pulses on a single input or to decode quadrature encoded inputs. It runs off either the internal LFACLK or the PCNTn_S0IN pin as external clock source. The module may operate in energy mode EM0 – EM3.

2.1.20 Analog Comparator (ACMP)

The Analog Comparator is used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. Inputs can either be one of the selectable internal references or from external pins. Response time and thereby also the current consumption can be configured by altering the current supply to the comparator.

2.1.21 Voltage Comparator (VCMP)

The Voltage Supply Comparator is used to monitor the supply voltage from software. An interrupt can be generated when the supply falls below or rises above a programmable threshold. Response time and thereby also the current consumption can be configured by altering the current supply to the comparator.

2.1.22 Analog to Digital Converter (ADC)

The ADC is a Successive Approximation Register (SAR) architecture, with a resolution of up to 12 bits at up to one million samples per second. The integrated input mux can select inputs from 8 external pins and 6 internal signals.

2.1.23 Digital to Analog Converter (DAC)

The Digital to Analog Converter (DAC) can convert a digital value to an analog output voltage. The DAC is fully differential rail-to-rail, with 12-bit resolution. It has two single ended output buffers which can be combined into one differential output. The DAC may be used for a number of different applications such as sensor interfaces or sound output.

2.1.24 Operational Amplifier (OPAMP)

The EFM32WG332 features 3 Operational Amplifiers. The Operational Amplifier is a versatile general purpose amplifier with rail-to-rail differential input and rail-to-rail single ended output. The input can be set to pin, DAC or OPAMP, whereas the output can be pin, OPAMP or ADC. The current is programmable and the OPAMP has various internal configurations such as unity gain, programmable gain using internal resistors etc.

2.1.25 Low Energy Sensor Interface (LESENSE)

The Low Energy Sensor Interface (LESENSETM), is a highly configurable sensor interface with support for up to 4 individually configurable sensors. By controlling the analog comparators and DAC, LESENSE is capable of supporting a wide range of sensors and measurement schemes, and can for instance measure LC sensors, resistive sensors and capacitive sensors. LESENSE also includes a programmable FSM which enables simple processing of measurement results without CPU intervention. LESENSE is



Symbol	Parameter	Condition	Min	Тур	Max	Unit
		EM2 current with RTC prescaled to 1 Hz, 32.768 kHz LFRCO, V_{DD} = 3.0 V, T_{AMB} =85°C		3.0 ¹	4.0 ¹	μΑ
	EM3 current	V _{DD} = 3.0 V, T _{AMB} =25°C		0.65	1.3	μA
I'EM3		V _{DD} = 3.0 V, T _{AMB} =85°C		2.65	4.0	μA
I _{EM4}	EM4 current	V _{DD} = 3.0 V, T _{AMB} =25°C		0.02	0.055	μA
	EM4 current	V _{DD} = 3.0 V, T _{AMB} =85°C		0.44	0.9	μA

¹Using backup RTC.

3.4.1 EM1 Current Consumption

```
Figure 3.1. EM1 Current consumption with all peripheral clocks disabled and HFXO running at 48MHz
```



Figure 3.2. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 28MHz







Symbol	Parameter	Condition Min		Тур	Max	Unit
		Sourcing 20 mA, V _{DD} =3.0 V, GPIO_Px_CTRL DRIVEMODE = HIGH	0.80V _{DD}	0.80V _{DD}		V
		Sinking 0.1 mA, V _{DD} =1.98 V, GPIO_Px_CTRL DRIVEMODE = LOWEST		0.20V _{DD}		V
		Sinking 0.1 mA, V _{DD} =3.0 V, GPIO_Px_CTRL DRIVEMODE = LOWEST		0.10V _{DD}		V
		Sinking 1 mA, V _{DD} =1.98 V, GPIO_Px_CTRL DRIVEMODE = LOW		0.10V _{DD}		V
Vice	Output low voltage (Production test	Sinking 1 mA, V _{DD} =3.0 V, GPIO_Px_CTRL DRIVEMODE = LOW		0.05V _{DD}		V
VIOOL	DRIVEMODE = STANDARD)	Sinking 6 mA, V _{DD} =1.98 V, GPIO_Px_CTRL DRIVEMODE = STANDARD			0.30V _{DD}	V
		Sinking 6 mA, V _{DD} =3.0 V, GPIO_Px_CTRL DRIVEMODE = STANDARD			0.20V _{DD}	V
		Sinking 20 mA, V _{DD} =1.98 V, GPIO_Px_CTRL DRIVEMODE = HIGH			0.35V _{DD}	V
		Sinking 20 mA, V _{DD} =3.0 V, GPIO_Px_CTRL DRIVEMODE = HIGH			0.25V _{DD}	V
I _{IOLEAK}	Input leakage cur- rent	High Impedance IO connected to GROUND or Vdd		±0.1	±100	nA
R _{PU}	I/O pin pull-up resis- tor			40		kOhm
R _{PD}	I/O pin pull-down re- sistor			40		kOhm
R _{IOESD}	Internal ESD series resistor			200		Ohm
t _{IOGLITCH}	Pulse width of puls- es to be removed by the glitch sup- pression filter		10		50	ns
tions	Output fall time	GPIO_Px_CTRL DRIVEMODE = LOWEST and load capaci- tance C_L =12.5-25pF.	20+0.1C _L		250	ns
NOOF	Output fall time		20+0.1C _L		250	ns
V _{IOHYST} I/O pin hysteresis (V _{IOTHR+} - V _{IOTHR-})		V _{DD} = 1.98 - 3.8 V	0.10V _{DD}			V



Figure 3.12. Typical High-Level Output Current, 2V Supply Voltage



GPIO_Px_CTRL DRIVEMODE = STANDARD

GPIO_Px_CTRL DRIVEMODE = HIGH



Figure 3.13. Typical Low-Level Output Current, 3V Supply Voltage



GPIO_Px_CTRL DRIVEMODE = LOWEST



GPIO_Px_CTRL DRIVEMODE = STANDARD





GPIO_Px_CTRL DRIVEMODE = HIGH



Figure 3.15. Typical Low-Level Output Current, 3.8V Supply Voltage



GPIO_Px_CTRL DRIVEMODE = LOWEST



GPIO_Px_CTRL DRIVEMODE = STANDARD



GPIO_Px_CTRL DRIVEMODE = LOW



GPIO_Px_CTRL DRIVEMODE = HIGH

3072

3072

3584

4096

3584

4096

Figure 3.27. ADC Integral Linearity Error vs Code, Vdd = 3V, Temp = 25°C





VDD Reference



Figure 3.31. ADC Temperature sensor readout



3.11 Digital Analog Converter (DAC)

Table 3.16. DAC

Symbol	Parameter Condition Min Typ		Max	Unit		
M	Output voltage	VDD voltage reference, single ended	0		V _{DD}	V
VDACOUT	range	VDD voltage reference, differ- ential	-V _{DD}		V _{DD}	V
V _{DACCM}	Output common mode voltage range		0		V _{DD}	V
	Active current in-	500 kSamples/s, 12 bit		400 ¹		μA
I _{DAC}	cluding references	100 kSamples/s, 12 bit		200 ¹		μA
	for 2 channels	1 kSamples/s 12 bit NORMAL		17 ¹		μA
SR _{DAC}	Sample rate				500	ksam- ples/s
	DAC clock frequen- cy	Continuous Mode			1000	kHz
f _{DAC}		Sample/Hold Mode			250	kHz
		Sample/Off Mode			250	kHz
CYC _{DACCONV}	Clock cyckles per conversion			2		
t _{DACCONV}	Conversion time		2			μs
t _{DACSETTLE}	Settling time			5		μs
		500 kSamples/s, 12 bit, sin- gle ended, internal 1.25V refer- ence		58		dB
SNR _{DAC}	Signal to Noise Ra- tio (SNR)	500 kSamples/s, 12 bit, single ended, internal 2.5V reference		59		dB
		500 kSamples/s, 12 bit, differ- ential, internal 1.25V reference		58		dB



Symbol	Parameter	Condition	Min	Тур	Max	Unit
		500 kSamples/s, 12 bit, differ- ential, internal 2.5V reference		58		dB
		500 kSamples/s, 12 bit, differential, V_{DD} reference		59		dB
		500 kSamples/s, 12 bit, sin- gle ended, internal 1.25V refer- ence		57		dB
	Signal to Noise-	500 kSamples/s, 12 bit, single ended, internal 2.5V reference		54		dB
SNDR _{DAC}	pulse Distortion Ra- tio (SNDR)	500 kSamples/s, 12 bit, differ- ential, internal 1.25V reference		56		dB
		500 kSamples/s, 12 bit, differ- ential, internal 2.5V reference		53		dB
		500 kSamples/s, 12 bit, differential, V_{DD} reference		55		dB
	Courieus Free	500 kSamples/s, 12 bit, sin- gle ended, internal 1.25V refer- ence		62		dBc
		500 kSamples/s, 12 bit, single ended, internal 2.5V reference		56		dBc
SFDR _{DAC}	Dynamic Range(SFDR)	500 kSamples/s, 12 bit, differ- ential, internal 1.25V reference		61		dBc
		500 kSamples/s, 12 bit, differ- ential, internal 2.5V reference		55		dBc
		500 kSamples/s, 12 bit, differential, V_{DD} reference		60		dBc
V=	Offset voltage	After calibration, single ended		2	9	mV
V DACOFFSET	Onset voltage	After calibration, differential		2		mV
DNL _{DAC}	Differential non-lin- earity			±1		LSB
INL _{DAC}	Integral non-lineari- ty			±5		LSB
MC _{DAC}	No missing codes			12		bits

¹Measured with a static input code and no loading on the output.

3.12 Operational Amplifier (OPAMP)

The electrical characteristics for the Operational Amplifiers are based on simulations.

Table 3.17. OPAMP

Symbol	Parameter	Condition	Min	Тур	Мах	Unit
		(OPA2)BIASPROG=0xF, (OPA2)HALFBIAS=0x0, Unity Gain		370	460	μA
	Active Current	(OPA2)BIASPROG=0x7, (OPA2)HALFBIAS=0x1, Unity Gain		95	135	μA

3.13 Analog Comparator (ACMP)

Table 3.18. ACMP

Symbol	Parameter	Condition	Min Typ		Max	Unit
V _{ACMPIN}	Input voltage range		0		V _{DD}	V
V _{ACMPCM}	ACMP Common Mode voltage range		0		V _{DD}	V
		BIASPROG=0b0000, FULL- BIAS=0 and HALFBIAS=1 in ACMPn_CTRL register		0.1	0.4	μA
I _{ACMP}	Active current	BIASPROG=0b1111, FULL- BIAS=0 and HALFBIAS=0 in ACMPn_CTRL register		2.87	15	μA
		BIASPROG=0b1111, FULL- BIAS=1 and HALFBIAS=0 in ACMPn_CTRL register		195	520	μA
IACMPREF	Current consump- tion of internal volt- age reference	Internal voltage reference off. Using external voltage refer- ence		0		μA
		Internal voltage reference		5		μA
VACMPOFFSET	Offset voltage	BIASPROG= 0b1010, FULL- BIAS=0 and HALFBIAS=0 in ACMPn_CTRL register	-12	0	12	mV
V _{ACMPHYST}	ACMP hysteresis	Programmable		17		mV
		CSRESSEL=0b00 in ACMPn_INPUTSEL		39		kOhm
P	Capacitive Sense	CSRESSEL=0b01 in ACMPn_INPUTSEL		71		kOhm
KCSRES	Internal Resistance	CSRESSEL=0b10 in ACMPn_INPUTSEL		104		kOhm
		CSRESSEL=0b11 in ACMPn_INPUTSEL		136		kOhm
t _{ACMPSTART}	Startup time				10	μs

The total ACMP current is the sum of the contributions from the ACMP and its internal voltage reference as given in Equation 3.1 (p. 47). $I_{ACMPREF}$ is zero if an external voltage reference is used.

Total ACMP Active Current

 $I_{ACMPTOTAL} = I_{ACMP} + I_{ACMPREF}$

(3.1)

3.14 Voltage Comparator (VCMP)

Table 3.19. VCMP

Symbol	Parameter	Condition	Min	Тур	Мах	Unit
V _{VCMPIN}	Input voltage range			V _{DD}		V
V _{VCMPCM}	VCMP Common Mode voltage range			V _{DD}		V
h	Active current	BIASPROG=0b0000 and HALFBIAS=1 in VCMPn_CTRL register		0.3	0.6	μA
VCMP	Active current	BIASPROG=0b1111 and HALFBIAS=0 in VCMPn_CTRL register. LPREF=0.		22	35	μA
t _{VCMPREF}	Startup time refer- ence generator	NORMAL		10		μs
	Offect voltage	Single ended		10		mV
VVCMPOFFSET	Unset voltage	Differential		10		mV
V _{VCMPHYST}	VCMP hysteresis	steresis		61	210	mV
t _{VCMPSTART}	Startup time				10	μs

The V_{DD} trigger level can be configured by setting the TRIGLEVEL field of the VCMP_CTRL register in accordance with the following equation:

VCMP Trigger Level as a Function of Level Setting

V_{DD Trigger Level}=1.667V+0.034 ×TRIGLEVEL

3.15 I2C

Table 3.20. I2C Standard-mode (Sm)

Symbol	Parameter	Min	Тур	Мах	Unit
f _{SCL}	SCL clock frequency	0		100 ¹	kHz
t _{LOW}	SCL clock low time	4.7			μs
t _{HIGH}	SCL clock high time	4.0			μs
t _{SU,DAT}	SDA set-up time	250			ns
t _{HD,DAT}	SDA hold time	8		3450 ^{2,3}	ns
t _{SU,STA}	Repeated START condition set-up time	4.7			μs
t _{HD,STA}	(Repeated) START condition hold time	4.0			μs
t _{SU,STO}	STOP condition set-up time	4.0			μs
t _{BUF}	Bus free time between a STOP and a START condition	4.7			μs

¹For the minimum HFPERCLK frequency required in Standard-mode, see the I2C chapter in the EFM32WG Reference Manual. ²The maximum SDA hold time ($t_{HD,DAT}$) needs to be met only when the device does not stretch the low time of SCL (t_{LOW}). ³When transmitting data, this number is guaranteed only when I2Cn_CLKDIV < ((3450*10⁻⁹ [s] * f_{HFPERCLK} [Hz]) - 4).

(3.2)



...the world's most energy friendly microcontrollers

Symbol	Parameter	Min	Тур	Мах	Unit
t _{SCLK_MI} ¹²	SCLK to MISO	-264 + t _{HF-} PERCLK		-234 + 2 * t _{HFPERCLK}	ns

¹Applies for both CLKPHA = 0 and CLKPHA = 1 (figure only shows CLKPHA = 0)

 $^2\text{Measurement}$ done at 10% and 90% of V_{DD} (figure shows 50% of $_{\text{VDD}})$

3.17 Digital Peripherals

Table 3.27. Digital Peripherals

Symbol	Parameter	Condition	Min	Тур	Max	Unit
I _{USART}	USART current	USART idle current, clock en- abled		4.0		µA/ MHz
I _{UART}	UART current	UART idle current, clock en- abled		3.8		μΑ/ MHz
I _{LEUART}	LEUART current	LEUART idle current, clock en- abled		194.0		nA
I _{I2C}	I2C current	I2C idle current, clock enabled		7.6		µA/ MHz
I _{TIMER}	TIMER current	TIMER_0 idle current, clock enabled		6.5		µA/ MHz
I _{LETIMER}	LETIMER current	LETIMER idle current, clock enabled		85.8		nA
I _{PCNT}	PCNT current	PCNT idle current, clock en- abled		91.4		nA
I _{RTC}	RTC current	RTC idle current, clock enabled		54.6		nA
I _{AES}	AES current	AES idle current, clock enabled		1.8		μΑ/ MHz
I _{GPIO}	GPIO current	GPIO idle current, clock en- abled	3.4			μΑ/ MHz
I _{PRS}	PRS current	PRS idle current	3.9			μΑ/ MHz
I _{DMA}	DMA current	Clock enable		10.9		μΑ/ MHz

4 Pinout and Package

Note

Please refer to the application note "AN0002 EFM32 Hardware Design Considerations" for guidelines on designing Printed Circuit Boards (PCB's) for the EFM32WG332.

4.1 Pinout

The *EFM32WG332* pinout is shown in Figure 4.1 (p. 54) and Table 4.1 (p. 54). Alternate locations are denoted by "#" followed by the location number (Multiple locations on the same pin are split with "/"). Alternate locations can be configured in the LOCATION bitfield in the *_ROUTE register in the module in question.

Figure 4.1. EFM32WG332 Pinout (top view, not to scale)



Table 4.1. Device Pinout

	QFP64 Pin# and Name		Pin Alternate Functi	onality / Description	
Pin #	Pin Name	Analog	Timers	Communication	Other
1	PA0		TIM0_CC0 #0/1/4	LEU0_RX #4 I2C0_SDA #0	PRS_CH0 #0 GPIO_EM4WU0
2	PA1		TIM0_CC1 #0/1	I2C0_SCL #0	CMU_CLK1 #0 PRS_CH1 #0
3	PA2		TIM0_CC2 #0/1		CMU_CLK0 #0



QFP64 Pin# and Name		Pin Alternate Functionality / Description									
Pin #	Pin Name	Analog	Timers	Communication	Other						
					ETM_TD0 #3						
4	PA3		TIM0_CDTI0 #0		LES_ALTEX2 #0 ETM_TD1 #3						
5	PA4		TIM0_CDTI1 #0		LES_ALTEX3 #0 ETM_TD2 #3						
6	PA5		TIM0_CDTI2 #0	LEU1_TX #1	LES_ALTEX4 #0 ETM_TD3 #3						
7	IOVDD_0	Digital IO power supply 0.									
8	VSS	Ground									
9	PC0	ACMP0_CH0 DAC0_OUT0ALT #0/ OPAMP_OUT0ALT	TIM0_CC1 #4 PCNT0_S0IN #2	US0_TX #5 US1_TX #0 I2C0_SDA #4	LES_CH0 #0 PRS_CH2 #0						
10	PC1	ACMP0_CH1 DAC0_OUT0ALT #1/ OPAMP_OUT0ALT	TIM0_CC2 #4 PCNT0_S1IN #2	US0_RX #5 US1_RX #0 I2C0_SCL #4	LES_CH1 #0 PRS_CH3 #0						
11	PC2	ACMP0_CH2 DAC0_OUT0ALT #2/ OPAMP_OUT0ALT	TIM0_CDTI0 #4	US2_TX #0	LES_CH2 #0						
12	PC3	ACMP0_CH3 DAC0_OUT0ALT #3/ OPAMP_OUT0ALT	TIM0_CDTI1 #4	US2_RX #0	LES_CH3 #0						
13	PC4	ACMP0_CH4 DAC0_P0 / OPAMP_P0	TIM0_CDTI2 #4 LETIM0_OUT0 #3 PCNT1_S0IN #0	US2_CLK #0 I2C1_SDA #0	LES_CH4 #0						
14	PC5	ACMP0_CH5 DAC0_N0 / OPAMP_N0	LETIM0_OUT1 #3 PCNT1_S1IN #0	US2_CS #0 I2C1_SCL #0	LES_CH5 #0						
15	PB7	LFXTAL_P	TIM1_CC0 #3	US0_TX #4 US1_CLK #0							
16	PB8	LFXTAL_N	TIM1_CC1 #3	US0_RX #4 US1_CS #0							
17	PA8		TIM2_CC0 #0								
18	PA9		TIM2_CC1 #0								
19	PA10		TIM2_CC2 #0								
20	RESETn	Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up en- sure that reset is released.									
21	PB11	DAC0_OUT0 / OPAMP_OUT0	TIM1_CC2 #3 LETIM0_OUT0 #1	I2C1_SDA #1							
22	VSS	Ground	1		l						
23	AVDD_1	Analog power supply 1.									
24	PB13	HFXTAL_P		US0_CLK #4/5 LEU0_TX #1							
25	PB14	HFXTAL_N		US0_CS #4/5 LEU0_RX #1							
26	IOVDD_3	Digital IO power supply 3.			,						
27	AVDD_0	Analog power supply 0.									
28	PD0	ADC0_CH0 DAC0_OUT0ALT #4/ OPAMP_OUT0ALT OPAMP_OUT2 #1	PCNT2_S0IN #0	US1_TX #1							
29	PD1	ADC0_CH1 DAC0_OUT1ALT #4/	TIM0_CC0 #3 PCNT2_S1IN #0	US1_RX #1	DBG_SWO #2						

EFM[®]32

...the world's most energy friendly microcontrollers

Alternate	LOCATION								
Functionality	0	1	2	3	4	5	6	Description	
PRS_CH1	PA1							Peripheral Reflex System PRS, channel 1.	
PRS_CH2	PC0	PF5						Peripheral Reflex System PRS, channel 2.	
PRS_CH3	PC1	PE8						Peripheral Reflex System PRS, channel 3.	
TIM0_CC0	PA0	PA0		PD1	PA0	PF0		Timer 0 Capture Compare input / output channel 0.	
TIM0_CC1	PA1	PA1		PD2	PC0	PF1		Timer 0 Capture Compare input / output channel 1.	
TIM0_CC2	PA2	PA2		PD3	PC1	PF2		Timer 0 Capture Compare input / output channel 2.	
TIM0_CDTI0	PA3				PC2			Timer 0 Complimentary Deat Time Insertion channel 0.	
TIM0_CDTI1	PA4				PC3			Timer 0 Complimentary Deat Time Insertion channel 1.	
TIM0_CDTI2	PA5		PF5		PC4	PF5		Timer 0 Complimentary Deat Time Insertion channel 2.	
TIM1_CC0		PE10		PB7	PD6			Timer 1 Capture Compare input / output channel 0.	
TIM1_CC1		PE11		PB8	PD7			Timer 1 Capture Compare input / output channel 1.	
TIM1_CC2		PE12		PB11				Timer 1 Capture Compare input / output channel 2.	
TIM2_CC0	PA8		PC8					Timer 2 Capture Compare input / output channel 0.	
TIM2_CC1	PA9		PC9					Timer 2 Capture Compare input / output channel 1.	
TIM2_CC2	PA10		PC10					Timer 2 Capture Compare input / output channel 2.	
TIM3_CC0	PE14							Timer 3 Capture Compare input / output channel 0.	
TIM3_CC1	PE15							Timer 3 Capture Compare input / output channel 1.	
US0_CLK	PE12		PC9		PB13	PB13		USART0 clock input / output.	
US0_CS	PE13		PC8		PB14	PB14		USART0 chip select input / output.	
								USART0 Asynchronous Receive.	
US0_RX	PE11		PC10	PE12	PB8	PC1		USART0 Synchronous mode Master Input / Slave Output (MISO).	
	PE10		PC11	PE13	PB7	PC0		USART0 Asynchronous Transmit.Also used as receive in- put in half duplex communication.	
000_1X								USART0 Synchronous mode Master Output / Slave Input (MOSI).	
US1_CLK	PB7	PD2	PF0					USART1 clock input / output.	
US1_CS	PB8	PD3	PF1					USART1 chip select input / output.	
								USART1 Asynchronous Receive.	
US1_RX	PC1	PD1	PD6					USART1 Synchronous mode Master Input / Slave Output (MISO).	
US1 TX	PC0	PD0	PD7					USART1 Asynchronous Transmit.Also used as receive in- put in half duplex communication.	
								USART1 Synchronous mode Master Output / Slave Input (MOSI).	
US2_CLK	PC4							USART2 clock input / output.	
US2_CS	PC5							USART2 chip select input / output.	
								USART2 Asynchronous Receive.	
US2_RX	PC3							USART2 Synchronous mode Master Input / Slave Output (MISO).	
	PC2							USART2 Asynchronous Transmit.Also used as receive in- put in half duplex communication.	
								USART2 Synchronous mode Master Output / Slave Input (MOSI).	
USB_DM	PF10							USB D- pin.	
USB_DMPU	PD2							USB D- Pullup control.	

4.5 TQFP64 Package

Figure 4.3. TQFP64



Note:

- 1. All dimensions & tolerancing confirm to ASME Y14.5M-1994.
- 2. The top package body size may be smaller than the bottom package body size.
- 3. Datum 'A,B', and 'B' to be determined at datum plane 'H'.
- 4. To be determined at seating place 'C'.
- 5. Dimension 'D1' and 'E1' do not include mold protrusions. Allowable protrusion is 0.25mm per side. 'D1' and 'E1' are maximum plastic body size dimension including mold mismatch. Dimension 'D1' and 'E1' shall be determined at datum plane 'H'.
- 6. Detail of Pin 1 indicatifier are option all but must be located within the zone indicated.
- 7. Dimension 'b' does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum 'b' dimension by more than 0.08 mm. Dambar can not be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm
- 8. Exact shape of each corner is optional.
- 9. These dimension apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip. 10All dimensions are in millimeters.

DIM	MIN	NOM	MAX	DIM	MIN	NOM	MAX
A	-	1.10	1.20	L1		-	
A1	0.05	-	0.15	R1	0.08	-	-
A2	0.95	1.00	1.05	R2	0.08	-	0.20

Table 4.4. QFP64 (Dimensions in mm)

6 Chip Marking, Revision and Errata

6.1 Chip Marking

In the illustration below package fields and position are shown.

Figure 6.1. Example Chip Marking (top view)



6.2 Revision

The revision of a chip can be determined from the "Revision" field in Figure 6.1 (p. 67) .

6.3 Errata

Please see the errata document for EFM32WG332 for description and resolution of device erratas. This document is available in Simplicity Studio and online at: http://www.silabs.com/support/pages/document-library.aspx?p=MCUs--32-bit



Updated the EM0 and EM1 current consumption numbers. Updated the the EM1 plots and removed the EM0 plots.

Updated Environmental information.

Updated trademark, disclaimer and contact information.

Other minor corrections.

7.4 Revision 1.20

June 28th, 2013

Updated power requirements in the Power Management section.

Removed minimum load capacitance figure and table. Added reference to application note.

Other minor corrections.

7.5 Revision 1.10

May 6th, 2013

Updated current consumption table and figures in Electrical characteristics section.

Other minor corrections.

7.6 Revision 1.00

September 11th, 2012

Updated the HFRCO 1 MHz band typical value to 1.2 MHz.

Updated the HFRCO 7 MHz band typical value to 6.6 MHz.

Other minor corrections.

7.7 Revision 0.95

May 3rd, 2012

Updated EM2/EM3 current consumption at 85°C.

7.8 Revision 0.90

February 27th, 2012

Initial preliminary release.

A Disclaimer and Trademarks

A.1 Disclaimer

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific written consent of Silicon Laboratories. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

A.2 Trademark Information

Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS®, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZMac®, EZRadio®, EZRadioPRO®, DSPLL®, ISO-modem®, Precision32®, ProSLIC®, SiPHY®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.

silabs.com











