

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Discontinued at Digi-Key |
| Core Processor | ARM® Cortex®-M4F |
| Core Size | 32-Bit Single-Core |
| Speed | 48MHz |
| Connectivity | I²C, IrDA, SmartCard, SPI, UART/USART, USB |
| Peripherals | Brown-out Detect/Reset, DMA, I²S, POR, PWM, WDT |
| Number of I/O | 50 |
| Program Memory Size | 128KB (128K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 32K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.98V ~ 3.8V |
| Data Converters | A/D 8x12b; D/A 2x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 64-TQFP |
| Supplier Device Package | 64-QFN (9x9) |
| Purchase URL | https://www.e-xfl.com/product-detail/silicon-labs/efm32wg332f128-qfp64t |

2.1.18 Low Energy Timer (LETIMER)

The unique LETIMER™, the Low Energy Timer, is a 16-bit timer that is available in energy mode EM2 in addition to EM1 and EM0. Because of this, it can be used for timing and output generation when most of the device is powered down, allowing simple tasks to be performed while the power consumption of the system is kept at an absolute minimum. The LETIMER can be used to output a variety of waveforms with minimal software intervention. It is also connected to the Real Time Counter (RTC), and can be configured to start counting on compare matches from the RTC.

2.1.19 Pulse Counter (PCNT)

The Pulse Counter (PCNT) can be used for counting pulses on a single input or to decode quadrature encoded inputs. It runs off either the internal LFACLK or the PCNTn_S0IN pin as external clock source. The module may operate in energy mode EM0 – EM3.

2.1.20 Analog Comparator (ACMP)

The Analog Comparator is used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. Inputs can either be one of the selectable internal references or from external pins. Response time and thereby also the current consumption can be configured by altering the current supply to the comparator.

2.1.21 Voltage Comparator (VCMP)

The Voltage Supply Comparator is used to monitor the supply voltage from software. An interrupt can be generated when the supply falls below or rises above a programmable threshold. Response time and thereby also the current consumption can be configured by altering the current supply to the comparator.

2.1.22 Analog to Digital Converter (ADC)

The ADC is a Successive Approximation Register (SAR) architecture, with a resolution of up to 12 bits at up to one million samples per second. The integrated input mux can select inputs from 8 external pins and 6 internal signals.

2.1.23 Digital to Analog Converter (DAC)

The Digital to Analog Converter (DAC) can convert a digital value to an analog output voltage. The DAC is fully differential rail-to-rail, with 12-bit resolution. It has two single ended output buffers which can be combined into one differential output. The DAC may be used for a number of different applications such as sensor interfaces or sound output.


2.1.24 Operational Amplifier (OPAMP)

The EFM32WG332 features 3 Operational Amplifiers. The Operational Amplifier is a versatile general purpose amplifier with rail-to-rail differential input and rail-to-rail single ended output. The input can be set to pin, DAC or OPAMP, whereas the output can be pin, OPAMP or ADC. The current is programmable and the OPAMP has various internal configurations such as unity gain, programmable gain using internal resistors etc.

2.1.25 Low Energy Sensor Interface (LESENSE)

The Low Energy Sensor Interface (LESENSE™), is a highly configurable sensor interface with support for up to 4 individually configurable sensors. By controlling the analog comparators and DAC, LESENSE is capable of supporting a wide range of sensors and measurement schemes, and can for instance measure LC sensors, resistive sensors and capacitive sensors. LESENSE also includes a programmable FSM which enables simple processing of measurement results without CPU intervention. LESENSE is

Figure 2.2. EFM32WG332 Memory Map with largest RAM and Flash sizes



3 Electrical Characteristics

3.1 Test Conditions

3.1.1 Typical Values

The typical data are based on $T_{AMB}=25^{\circ}\text{C}$ and $V_{DD}=3.0\text{ V}$, as defined in Table 3.2 (p. 10), by simulation and/or technology characterisation unless otherwise specified.

3.1.2 Minimum and Maximum Values

The minimum and maximum values represent the worst conditions of ambient temperature, supply voltage and frequencies, as defined in Table 3.2 (p. 10), by simulation and/or technology characterisation unless otherwise specified.

3.2 Absolute Maximum Ratings

The absolute maximum ratings are stress ratings, and functional operation under such conditions are not guaranteed. Stress beyond the limits specified in Table 3.1 (p. 10) may affect the device reliability or cause permanent damage to the device. Functional operating conditions are given in Table 3.2 (p. 10).

Table 3.1. Absolute Maximum Ratings

| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
|-------------|-------------------------------|-------------------------------------|------|-----|------------------|------|
| T_{STG} | Storage temperature range | | -40 | | 150 ¹ | °C |
| T_S | Maximum soldering temperature | Latest IPC/JEDEC J-STD-020 Standard | | | 260 | °C |
| V_{DDMAX} | External main supply voltage | | 0 | | 3.8 | V |
| V_{IOPIN} | Voltage on any I/O pin | | -0.3 | | $V_{DD}+0.3$ | V |

¹Based on programmed devices tested for 10000 hours at 150°C. Storage temperature affects retention of preprogrammed calibration values stored in flash. Please refer to the Flash section in the Electrical Characteristics for information on flash data retention for different temperatures.

3.3 General Operating Conditions

3.3.1 General Operating Conditions

Table 3.2. General Operating Conditions

| Symbol | Parameter | Min | Typ | Max | Unit |
|------------|------------------------------|------|-----|-----|------|
| T_{AMB} | Ambient temperature range | -40 | | 85 | °C |
| V_{DDOP} | Operating supply voltage | 1.98 | | 3.8 | V |
| f_{APB} | Internal APB clock frequency | | | 48 | MHz |
| f_{AHB} | Internal AHB clock frequency | | | 48 | MHz |

| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
|-----------|--|---|-----|-------------------|------------------|--------------------------|
| I_{EM1} | EM1 current (Production test condition = 14 MHz) | 1.2 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0 \text{ V}$, $T_{AMB} = 25^\circ\text{C}$ | | 271 | 286 | $\mu\text{A}/\text{MHz}$ |
| | | 1.2 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0 \text{ V}$, $T_{AMB} = 85^\circ\text{C}$ | | 275 | | $\mu\text{A}/\text{MHz}$ |
| | | 48 MHz HFXO, all peripheral clocks disabled, $V_{DD} = 3.0 \text{ V}$, $T_{AMB} = 25^\circ\text{C}$ | | 63 | 75 | $\mu\text{A}/\text{MHz}$ |
| | | 48 MHz HFXO, all peripheral clocks disabled, $V_{DD} = 3.0 \text{ V}$, $T_{AMB} = 85^\circ\text{C}$ | | 65 | 76 | $\mu\text{A}/\text{MHz}$ |
| | | 28 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0 \text{ V}$, $T_{AMB} = 25^\circ\text{C}$ | | 64 | 75 | $\mu\text{A}/\text{MHz}$ |
| | | 28 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0 \text{ V}$, $T_{AMB} = 85^\circ\text{C}$ | | 65 | 77 | $\mu\text{A}/\text{MHz}$ |
| | | 21 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0 \text{ V}$, $T_{AMB} = 25^\circ\text{C}$ | | 65 | 76 | $\mu\text{A}/\text{MHz}$ |
| | | 21 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0 \text{ V}$, $T_{AMB} = 85^\circ\text{C}$ | | 66 | 78 | $\mu\text{A}/\text{MHz}$ |
| | | 14 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0 \text{ V}$, $T_{AMB} = 25^\circ\text{C}$ | | 67 | 79 | $\mu\text{A}/\text{MHz}$ |
| | | 14 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0 \text{ V}$, $T_{AMB} = 85^\circ\text{C}$ | | 68 | 82 | $\mu\text{A}/\text{MHz}$ |
| | | 11 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0 \text{ V}$, $T_{AMB} = 25^\circ\text{C}$ | | 68 | 81 | $\mu\text{A}/\text{MHz}$ |
| | | 11 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0 \text{ V}$, $T_{AMB} = 85^\circ\text{C}$ | | 70 | 83 | $\mu\text{A}/\text{MHz}$ |
| | | 6.6 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0 \text{ V}$, $T_{AMB} = 25^\circ\text{C}$ | | 74 | 87 | $\mu\text{A}/\text{MHz}$ |
| | | 6.6 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0 \text{ V}$, $T_{AMB} = 85^\circ\text{C}$ | | 76 | 89 | $\mu\text{A}/\text{MHz}$ |
| I_{EM2} | EM2 current | 1.2 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0 \text{ V}$, $T_{AMB} = 25^\circ\text{C}$ | | 106 | 120 | $\mu\text{A}/\text{MHz}$ |
| | | 1.2 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0 \text{ V}$, $T_{AMB} = 85^\circ\text{C}$ | | 112 | 129 | $\mu\text{A}/\text{MHz}$ |
| I_{EM2} | EM2 current | EM2 current with RTC prescaled to 1 Hz, 32.768 kHz LFRCO, $V_{DD} = 3.0 \text{ V}$, $T_{AMB} = 25^\circ\text{C}$ | | 0.95 ¹ | 1.7 ¹ | μA |

| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
|-----------|-------------|--|-----|------------------|------------------|---------------|
| | | EM2 current with RTC prescaled to 1 Hz, 32.768 kHz LFRCO, $V_{DD} = 3.0$ V, $T_{AMB} = 85^\circ\text{C}$ | | 3.0 ¹ | 4.0 ¹ | μA |
| I_{EM3} | EM3 current | $V_{DD} = 3.0$ V, $T_{AMB} = 25^\circ\text{C}$ | | 0.65 | 1.3 | μA |
| | | $V_{DD} = 3.0$ V, $T_{AMB} = 85^\circ\text{C}$ | | 2.65 | 4.0 | μA |
| I_{EM4} | EM4 current | $V_{DD} = 3.0$ V, $T_{AMB} = 25^\circ\text{C}$ | | 0.02 | 0.055 | μA |
| | | $V_{DD} = 3.0$ V, $T_{AMB} = 85^\circ\text{C}$ | | 0.44 | 0.9 | μA |

¹Using backup RTC.

3.4.1 EM1 Current Consumption

Figure 3.1. EM1 Current consumption with all peripheral clocks disabled and HFXO running at 48MHz




Figure 3.2. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 28MHz




Figure 3.5. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 11MHz




Figure 3.6. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 6.6MHz






Figure 3.7. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 1.2MHz




3.4.2 EM2 Current Consumption


Figure 3.8. EM2 current consumption. RTC¹ prescaled to 1kHz, 32.768 kHz LFRCO.




¹Using backup RTC.

Figure 3.12. Typical High-Level Output Current, 2V Supply Voltage


GPIO_Px_CTRL DRIVEMODE = LOWEST




GPIO_Px_CTRL DRIVEMODE = LOW




GPIO_Px_CTRL DRIVEMODE = STANDARD




GPIO_Px_CTRL DRIVEMODE = HIGH

Figure 3.14. Typical High-Level Output Current, 3V Supply Voltage


GPIO_Px_CTRL DRIVEMODE = LOWEST




GPIO_Px_CTRL DRIVEMODE = LOW




GPIO_Px_CTRL DRIVEMODE = STANDARD




GPIO_Px_CTRL DRIVEMODE = HIGH

Figure 3.15. Typical Low-Level Output Current, 3.8V Supply Voltage


GPIO_Px_CTRL DRIVEMODE = LOWEST



GPIO_Px_CTRL DRIVEMODE = LOW



GPIO_Px_CTRL DRIVEMODE = STANDARD



GPIO_Px_CTRL DRIVEMODE = HIGH

3.9 Oscillators

3.9.1 LFXO

Table 3.9. LFXO

| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
|--------------|--|--|-------|--------|-----|------|
| f_{LFXO} | Supported nominal crystal frequency | | | 32.768 | | kHz |
| ESR_{LFXO} | Supported crystal equivalent series resistance (ESR) | | | 30 | 120 | kOhm |
| C_{LFXOL} | Supported crystal external load range | | x^1 | | 25 | pF |
| I_{LFXO} | Current consumption for core and buffer after startup. | ESR=30 kOhm, $C_L=10 \text{ pF}$, LFXOBOOST in CMU_CTRL is 1 | | 190 | | nA |
| t_{LFXO} | Start-up time. | ESR=30 kOhm, $C_L=10 \text{ pF}$, 40% - 60% duty cycle has been reached, LFXOBOOST in CMU_CTRL is 1 | | 400 | | ms |

¹See Minimum Load Capacitance (C_{LFXOL}) Requirement For Safe Crystal Startup in energyAware Designer in Simplicity Studio

For safe startup of a given crystal, the energyAware Designer in Simplicity Studio contains a tool to help users configure both load capacitance and software settings for using the LFXO. For details regarding the crystal configuration, the reader is referred to application note "AN0016 EFM32 Oscillator Design Consideration".

3.9.2 HFXO

Table 3.10. HFXO

| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
|--------------|--|---|-----|-----|------|------|
| f_{HFXO} | Supported nominal crystal Frequency | | 4 | | 48 | MHz |
| ESR_{HFXO} | Supported crystal equivalent series resistance (ESR) | Crystal frequency 48 MHz | | | 50 | Ohm |
| | | Crystal frequency 32 MHz | | 30 | 60 | Ohm |
| | | Crystal frequency 4 MHz | | 400 | 1500 | Ohm |
| g_{mHFXO} | The transconductance of the HFXO input transistor at crystal startup | HFXOBOOST in CMU_CTRL equals 0b11 | 20 | | | μS |
| C_{HFXOL} | Supported crystal external load range | | 5 | | 25 | pF |
| I_{HFXO} | Current consumption for HFXO after startup | 4 MHz: ESR=400 Ohm, $C_L=20 \text{ pF}$, HFXOBOOST in CMU_CTRL equals 0b11 | | 85 | | μA |
| | | 32 MHz: ESR=30 Ohm, $C_L=10 \text{ pF}$, HFXOBOOST in CMU_CTRL equals 0b11 | | 165 | | μA |
| t_{HFXO} | Startup time | 32 MHz: ESR=30 Ohm, $C_L=10 \text{ pF}$, HFXOBOOST in CMU_CTRL equals 0b11 | | 400 | | μs |




Figure 3.19. Calibrated HFRCO 7 MHz Band Frequency vs Supply Voltage and Temperature**Figure 3.20. Calibrated HFRCO 11 MHz Band Frequency vs Supply Voltage and Temperature****Figure 3.21. Calibrated HFRCO 14 MHz Band Frequency vs Supply Voltage and Temperature**



Figure 3.24. Integral Non-Linearity (INL)**Figure 3.25. Differential Non-Linearity (DNL)**

Table 3.21. I2C Fast-mode (Fm)

| Symbol | Parameter | Min | Typ | Max | Unit |
|--------------|--|-----|-----|--------------------|------|
| f_{SCL} | SCL clock frequency | 0 | | 400 ¹ | kHz |
| t_{LOW} | SCL clock low time | 1.3 | | | μs |
| t_{HIGH} | SCL clock high time | 0.6 | | | μs |
| $t_{SU,DAT}$ | SDA set-up time | 100 | | | ns |
| $t_{HD,DAT}$ | SDA hold time | 8 | | 900 ^{2,3} | ns |
| $t_{SU,STA}$ | Repeated START condition set-up time | 0.6 | | | μs |
| $t_{HD,STA}$ | (Repeated) START condition hold time | 0.6 | | | μs |
| $t_{SU,STO}$ | STOP condition set-up time | 0.6 | | | μs |
| t_{BUF} | Bus free time between a STOP and a START condition | 1.3 | | | μs |

¹For the minimum HFPERCLK frequency required in Fast-mode, see the I2C chapter in the EFM32WG Reference Manual.²The maximum SDA hold time ($t_{HD,DAT}$) needs to be met only when the device does not stretch the low time of SCL (t_{LOW}).³When transmitting data, this number is guaranteed only when $I2Cn_CLKDIV < ((900 * 10^{-9}) [s] * f_{HFPERCLK} [\text{Hz}]) - 4$.**Table 3.22. I2C Fast-mode Plus (Fm+)**

| Symbol | Parameter | Min | Typ | Max | Unit |
|--------------|--|------|-----|-------------------|------|
| f_{SCL} | SCL clock frequency | 0 | | 1000 ¹ | kHz |
| t_{LOW} | SCL clock low time | 0.5 | | | μs |
| t_{HIGH} | SCL clock high time | 0.26 | | | μs |
| $t_{SU,DAT}$ | SDA set-up time | 50 | | | ns |
| $t_{HD,DAT}$ | SDA hold time | 8 | | | ns |
| $t_{SU,STA}$ | Repeated START condition set-up time | 0.26 | | | μs |
| $t_{HD,STA}$ | (Repeated) START condition hold time | 0.26 | | | μs |
| $t_{SU,STO}$ | STOP condition set-up time | 0.26 | | | μs |
| t_{BUF} | Bus free time between a STOP and a START condition | 0.5 | | | μs |

¹For the minimum HFPERCLK frequency required in Fast-mode Plus, see the I2C chapter in the EFM32WG Reference Manual.

3.16 USART SPI

Figure 3.38. SPI Master Timing




Table 3.23. SPI Master Timing

| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
|-------------------------------------|-----------------|---------------|---------------------------|-----|------|------|
| t _{SCLK} ^{1 2} | SCLK period | | 2 * t _{HPER-CLK} | | | ns |
| t _{CS_MO} ^{1 2} | CS to MOSI | | -2.00 | | 2.00 | ns |
| t _{SCLK_MO} ^{1 2} | SCLK to MOSI | | -1.00 | | 3.00 | ns |
| t _{SU_MI} ^{1 2} | MISO setup time | IOVDD = 3.0 V | 36.00 | | | ns |
| t _{H_MI} ^{1 2} | MISO hold time | | -6.00 | | | ns |

¹ Applies for both CLKPHA = 0 and CLKPHA = 1 (figure only shows CLKPHA = 0)

² Measurement done at 10% and 90% of V_{DD} (figure shows 50% of V_{DD})

Table 3.24. SPI Master Timing with SSSEARLY and SMSDELAY

| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
|-------------------------------------|-----------------|---------------|---------------------------|-----|------|------|
| t _{SCLK} ^{1 2} | SCLK period | | 2 * t _{HPER-CLK} | | | ns |
| t _{CS_MO} ^{1 2} | CS to MOSI | | -2.00 | | 2.00 | ns |
| t _{SCLK_MO} ^{1 2} | SCLK to MOSI | | -1.00 | | 3.00 | ns |
| t _{SU_MI} ^{1 2} | MISO setup time | IOVDD = 3.0 V | -32.00 | | | ns |
| t _{H_MI} ^{1 2} | MISO hold time | | 63.00 | | | ns |

¹ Applies for both CLKPHA = 0 and CLKPHA = 1 (figure only shows CLKPHA = 0)

² Measurement done at 10% and 90% of V_{DD} (figure shows 50% of V_{DD})

| Symbol | Parameter | Min | Typ | Max | Unit |
|------------------------------|--------------|-------------------------------|-----|----------------------------------|------|
| t_{SCLK_MI} ¹² | SCLK to MISO | -264 + $t_{HF\text{-}PERCLK}$ | | -234 + 2 * $t_{HF\text{PERCLK}}$ | ns |

¹ Applies for both CLKPHA = 0 and CLKPHA = 1 (figure only shows CLKPHA = 0)

² Measurement done at 10% and 90% of V_{DD} (figure shows 50% of V_{DD})

3.17 Digital Peripherals

Table 3.27. Digital Peripherals

| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
|----------------------|-----------------|-------------------------------------|-----|-------|-----|--------|
| I _{USART} | USART current | USART idle current, clock enabled | | 4.0 | | µA/MHz |
| I _{UART} | UART current | UART idle current, clock enabled | | 3.8 | | µA/MHz |
| I _{LEUART} | LEUART current | LEUART idle current, clock enabled | | 194.0 | | nA |
| I _{I2C} | I2C current | I2C idle current, clock enabled | | 7.6 | | µA/MHz |
| I _{TIMER} | TIMER current | TIMER_0 idle current, clock enabled | | 6.5 | | µA/MHz |
| I _{LETIMER} | LETIMER current | LETIMER idle current, clock enabled | | 85.8 | | nA |
| I _{PCNT} | PCNT current | PCNT idle current, clock enabled | | 91.4 | | nA |
| I _{RTC} | RTC current | RTC idle current, clock enabled | | 54.6 | | nA |
| I _{AES} | AES current | AES idle current, clock enabled | | 1.8 | | µA/MHz |
| I _{GPIO} | GPIO current | GPIO idle current, clock enabled | | 3.4 | | µA/MHz |
| I _{PRS} | PRS current | PRS idle current | | 3.9 | | µA/MHz |
| I _{DMA} | DMA current | Clock enable | | 10.9 | | µA/MHz |

4 Pinout and Package

Note

Please refer to the application note "AN0002 EFM32 Hardware Design Considerations" for guidelines on designing Printed Circuit Boards (PCB's) for the EFM32WG332.

4.1 Pinout

The *EFM32WG332* pinout is shown in Figure 4.1 (p. 54) and Table 4.1 (p. 54). Alternate locations are denoted by "#" followed by the location number (Multiple locations on the same pin are split with "/"). Alternate locations can be configured in the LOCATION bitfield in the *_ROUTE register in the module in question.

Figure 4.1. EFM32WG332 Pinout (top view, not to scale)




Table 4.1. Device Pinout

| QFP64 Pin# and Name | | Pin Alternate Functionality / Description | | | |
|---------------------|----------|---|-----------------|---------------------------|---------------------------|
| Pin # | Pin Name | Analog | Timers | Communication | Other |
| 1 | PA0 | | TIM0_CC0 #0/1/4 | LEU0_RX #4 I2C0_SDA #0 | PRS_CH0 #0 GPIO_EM4WU0 |
| 2 | PA1 | | TIM0_CC1 #0/1 | I2C0_SCL #0 | CMU_CLK1 #0 PRS_CH1 #0 |
| 3 | PA2 | | TIM0_CC2 #0/1 | | CMU_CLK0 #0 |

| QFP64 Pin# and Name | | Pin Alternate Functionality / Description | | | | |
|---------------------|----------|---|-------------|--|--|--|
| Pin # | Pin Name | Analog | Timers | | Communication | Other |
| 59 | PE10 | | TIM1_CC0 #1 | | US0_TX #0 | BOOT_TX |
| 60 | PE11 | | TIM1_CC1 #1 | | US0_RX #0 | LES_ALTEX5 #0 BOOT_RX |
| 61 | PE12 | | TIM1_CC2 #1 | | US0_RX #3 US0_CLK #0 I2C0_SDA #6 | CMU_CLK1 #2 LES_ALTEX6 #0 |
| 62 | PE13 | | | | US0_TX #3 US0_CS #0 I2C0_SCL #6 | LES_ALTEX7 #0 ACMP0_O #0 GPIO_EM4WU5 |
| 63 | PE14 | | TIM3_CC0 #0 | | LEU0_TX #2 | |
| 64 | PE15 | | TIM3_CC1 #0 | | LEU0_RX #2 | |

4.2 Alternate Functionality Pinout

A wide selection of alternate functionality is available for multiplexing to various pins. This is shown in Table 4.2 (p. 57). The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.

Note

Some functionality, such as analog interfaces, do not have alternate settings or a LOCATION bitfield. In these cases, the pinout is shown in the column corresponding to LOCATION 0.

Table 4.2. Alternate functionality overview

| Alternate | LOCATION | | | | | | | |
|---------------|----------|---|-----|---|---|---|---|---|
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| ACMP0_CH0 | PC0 | | | | | | | Analog comparator ACMP0, channel 0. |
| ACMP0_CH1 | PC1 | | | | | | | Analog comparator ACMP0, channel 1. |
| ACMP0_CH2 | PC2 | | | | | | | Analog comparator ACMP0, channel 2. |
| ACMP0_CH3 | PC3 | | | | | | | Analog comparator ACMP0, channel 3. |
| ACMP0_CH4 | PC4 | | | | | | | Analog comparator ACMP0, channel 4. |
| ACMP0_CH5 | PC5 | | | | | | | Analog comparator ACMP0, channel 5. |
| ACMP0_CH6 | PC6 | | | | | | | Analog comparator ACMP0, channel 6. |
| ACMP0_CH7 | PC7 | | | | | | | Analog comparator ACMP0, channel 7. |
| ACMP0_O | PE13 | | PD6 | | | | | Analog comparator ACMP0, digital output. |
| ACMP1_CH0 | PC8 | | | | | | | Analog comparator ACMP1, channel 0. |
| ACMP1_CH1 | PC9 | | | | | | | Analog comparator ACMP1, channel 1. |
| ACMP1_CH2 | PC10 | | | | | | | Analog comparator ACMP1, channel 2. |
| ACMP1_CH3 | PC11 | | | | | | | Analog comparator ACMP1, channel 3. |
| ACMP1_O | PF2 | | PD7 | | | | | Analog comparator ACMP1, digital output. |
| ADC0_CH0 | PD0 | | | | | | | Analog to digital converter ADC0, input channel number 0. |
| ADC0_CH1 | PD1 | | | | | | | Analog to digital converter ADC0, input channel number 1. |
| ADC0_CH2 | PD2 | | | | | | | Analog to digital converter ADC0, input channel number 2. |
| ADC0_CH3 | PD3 | | | | | | | Analog to digital converter ADC0, input channel number 3. |

Updated the EM0 and EM1 current consumption numbers. Updated the the EM1 plots and removed the EM0 plots.

Updated Environmental information.

Updated trademark, disclaimer and contact information.

Other minor corrections.

7.4 Revision 1.20

June 28th, 2013

Updated power requirements in the Power Management section.

Removed minimum load capacitance figure and table. Added reference to application note.

Other minor corrections.

7.5 Revision 1.10

May 6th, 2013

Updated current consumption table and figures in Electrical characteristics section.

Other minor corrections.

7.6 Revision 1.00

September 11th, 2012

Updated the HFRCO 1 MHz band typical value to 1.2 MHz.

Updated the HFRCO 7 MHz band typical value to 6.6 MHz.

Other minor corrections.

7.7 Revision 0.95

May 3rd, 2012

Updated EM2/EM3 current consumption at 85°C.

7.8 Revision 0.90

February 27th, 2012

Initial preliminary release.

List of Tables

| | |
|---|----|
| 1.1. Ordering Information | 2 |
| 2.1. Configuration Summary | 7 |
| 3.1. Absolute Maximum Ratings | 10 |
| 3.2. General Operating Conditions | 10 |
| 3.3. Environmental | 11 |
| 3.4. Current Consumption | 11 |
| 3.5. Energy Modes Transitions | 17 |
| 3.6. Power Management | 18 |
| 3.7. Flash | 19 |
| 3.8. GPIO | 19 |
| 3.9. LFXO | 27 |
| 3.10. HFXO | 27 |
| 3.11. LFRCO | 28 |
| 3.12. HFRCO | 29 |
| 3.13. AUXHFRCO | 32 |
| 3.14. ULFRCO | 32 |
| 3.15. ADC | 32 |
| 3.16. DAC | 42 |
| 3.17. OPAMP | 43 |
| 3.18. ACMP | 47 |
| 3.19. VCMP | 49 |
| 3.20. I2C Standard-mode (Sm) | 49 |
| 3.21. I2C Fast-mode (Fm) | 50 |
| 3.22. I2C Fast-mode Plus (Fm+) | 50 |
| 3.23. SPI Master Timing | 51 |
| 3.24. SPI Master Timing with SSSEARLY and SMSDELAY | 51 |
| 3.25. SPI Slave Timing | 52 |
| 3.26. SPI Slave Timing with SSSEARLY and SMSDELAY | 52 |
| 3.27. Digital Peripherals | 53 |
| 4.1. Device Pinout | 54 |
| 4.2. Alternate functionality overview | 57 |
| 4.3. GPIO Pinout | 61 |
| 4.4. QFP64 (Dimensions in mm) | 62 |
| 5.1. QFP64 PCB Land Pattern Dimensions (Dimensions in mm) | 64 |
| 5.2. QFP64 PCB Solder Mask Dimensions (Dimensions in mm) | 65 |
| 5.3. QFP64 PCB Stencil Design Dimensions (Dimensions in mm) | 66 |