



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"


Details

| | |
|----------------------------|---|
| Product Status | Obsolete |
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 20MHz |
| Connectivity | I ² C, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 22 |
| Program Memory Size | 7KB (4K x 14) |
| Program Memory Type | ROM |
| EEPROM Size | - |
| RAM Size | 192 x 8 |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 5.5V |
| Data Converters | A/D 5x8b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 28-SSOP (0.209", 5.30mm Width) |
| Supplier Device Package | 28-SSOP |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic16cr73-i-ss |


PIC16CR7X

Pin Diagrams


PDIP, SOIC, SSOP



QFN



PDIP



PIC16CR7X

TABLE 1-2: PIC16CR73 AND PIC16CR76 PINOUT DESCRIPTION

| Pin Name | PDIP SSOP SOIC Pin# | MLF Pin# | I/O/P Type | Buffer Type | Description |
|--|--|--|---|--|---|
| OSC1/CLKIN OSC1 CLKIN | 9 | 6 | I I | ST/CMOS ⁽³⁾ | Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. ST buffer when configured in RC mode. Otherwise CMOS. External clock source input. Always associated with pin function OSC1 (see OSC1/CLKIN, OSC2/CLKOUT pins). |
| OSC2/CLKOUT OSC2 CLKOUT | 10 | 7 | O O | — | Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. In RC mode, OSC2 pin outputs CLKOUT, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate. |
| MCLR | 1 | 26 | I | ST | Master Clear (Reset) input. This pin is an active low Reset to the device. |
| RA0/AN0 RA0 AN0 RA1/AN1 RA1 AN1 RA2/AN2 RA2 AN2 RA3/AN3/VREF RA3 AN3 VREF RA4/T0CKI RA4 T0CKI RA5/AN4/SS RA5 AN4 SS | 2 3 4 5 6 7 | 27 28 1 2 3 4 | I/O I I/O I I/O I I/O I I I/O I I/O I | TTL TTL TTL TTL ST TTL | PORTA is a bidirectional I/O port. Digital I/O. Analog input 0. Digital I/O. Analog input 1. Digital I/O. Analog input 2. Digital I/O. Analog input 3. A/D reference voltage input. Digital I/O – Open drain when configured as output. Timer0 external clock input. Digital I/O. Analog input 4. SPI slave select input. |
| RB0/INT RB0 INT RB1 RB2 RB3 RB4 RB5 RB6 RB7 | 21 22 23 24 25 26 27 28 | 18 19 20 21 22 23 24 25 | I/O I I/O I/O I/O I/O I/O I/O I/O | TTL/ST ⁽¹⁾ TTL TTL TTL TTL TTL TTL TTL | PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs. Digital I/O. External interrupt. Digital I/O. Digital I/O. Digital I/O. Digital I/O. Digital I/O. Digital I/O. Digital I/O. |

Legend: I = input O = output I/O = input/output P = power
— = Not used TTL = TTL input ST = Schmitt Trigger input

- Note** 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.
2: This buffer is a Schmitt Trigger input when used in Serial Verify mode.
3: This buffer is a Schmitt Trigger input when configured in RC Oscillator mode and a CMOS input otherwise.

| | | | | |
|----------------|---|-----------------|----------------------------|-----------|
| Legend: | I = input | O = output | I/O = input/output | P = power |
| | — = Not used | TTL = TTL input | ST = Schmitt Trigger input | |
| Note | <ol style="list-style-type: none"> 1: This buffer is a Schmitt Trigger input when configured as an external interrupt. 2: This buffer is a Schmitt Trigger input when used in Serial Verify mode. 3: This buffer is a Schmitt Trigger input when configured as general purpose I/O and a TTL input when used in the Parallel Slave Port mode (for interfacing to a microprocessor bus). 4: This buffer is a Schmitt Trigger input when configured in RC Oscillator mode and a CMOS input otherwise. | | | |

TABLE 1-3: PIC16CR74 AND PIC16CR77 PINOUT DESCRIPTION (CONTINUED)

| Pin Name | PDIP Pin# | PLCC Pin# | QFP Pin# | I/O/P Type | Buffer Type | Description |
|--|-----------|-----------|----------|-------------------|-----------------------|---|
| RB0/INT RB0 INT | 33 | 36 | 8 | I/O I | TTL/ST ⁽¹⁾ | PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs. Digital I/O. External interrupt. |
| RB1 | 34 | 37 | 9 | I/O | TTL | Digital I/O. |
| RB2 | 35 | 38 | 10 | I/O | TTL | Digital I/O. |
| RB3 | 36 | 39 | 11 | I/O | TTL | Digital I/O. |
| RB4 | 37 | 41 | 14 | I/O | TTL | Digital I/O. |
| RB5 | 38 | 42 | 15 | I/O | TTL | Digital I/O. |
| RB6 | 39 | 43 | 16 | I/O | TTL | Digital I/O. |
| RB7 | 40 | 44 | 17 | I/O | TTL | Digital I/O. |
| RC0/T1OSO/ T1CKI RC0 T1OSO T1CKI | 15 | 16 | 32 | I/O O I | ST | PORTC is a bidirectional I/O port. Digital I/O. Timer1 oscillator output. Timer1 external clock input. |
| RC1/T1OSI/CCP2 RC1 T1OSI CCP2 | 16 | 18 | 35 | I/O I I/O | ST | Digital I/O. Timer1 oscillator input. Capture2 input, Compare2 output, PWM2 output. |
| RC2/CCP1 RC2 CCP1 | 17 | 19 | 36 | I/O I/O | ST | Digital I/O. Capture1 input/Compare1 output/PWM1 output. |
| RC3/SCK/SCL RC3 SCK SCL | 18 | 20 | 37 | I/O I/O I/O | ST | Digital I/O. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I ² C™ mode. |
| RC4/SDI/SDA RC4 SDI SDA | 23 | 25 | 42 | I/O I I/O | ST | Digital I/O. SPI data in. I ² C™ data I/O. |
| RC5/SDO RC5 SDO | 24 | 26 | 43 | I/O O | ST | Digital I/O. SPI data out. |
| RC6/TX/CK RC6 TX CK | 25 | 27 | 44 | I/O O I/O | ST | Digital I/O. USART asynchronous transmit. USART 1 synchronous clock. |
| RC7/RX/DT RC7 RX DT | 26 | 29 | 1 | I/O I I/O | ST | Digital I/O. USART asynchronous receive. USART synchronous data. |

Legend: I = input O = output I/O = input/output P = power
— = Not used TTL = TTL input ST = Schmitt Trigger input

- Note** 1: This buffer is a Schmitt Trigger input when configured as an external interrupt.
2: This buffer is a Schmitt Trigger input when used in Serial Verify mode.
3: This buffer is a Schmitt Trigger input when configured as general purpose I/O and a TTL input when used in the Parallel Slave Port mode (for interfacing to a microprocessor bus).
4: This buffer is a Schmitt Trigger input when configured in RC Oscillator mode and a CMOS input otherwise.

| File Address | | File Address | | File Address | | File Address | |
|--------------------------------------|-----|--------------------------------------|-----|--------------------------------------|------|--------------------------------------|------|
| Indirect addr.(*) | 00h | Indirect addr.(*) | 80h | Indirect addr.(*) | 100h | Indirect addr.(*) | 180h |
| TMR0 | 01h | OPTION_REG | 81h | TMR0 | 101h | OPTION_REG | 181h |
| PCL | 02h | PCL | 82h | PCL | 102h | PCL | 182h |
| STATUS | 03h | STATUS | 83h | STATUS | 103h | STATUS | 183h |
| FSR | 04h | FSR | 84h | FSR | 104h | FSR | 184h |
| PORTA | 05h | TRISA | 85h | | 105h | | 185h |
| PORTB | 06h | TRISB | 86h | PORTB | 106h | TRISB | 186h |
| PORTC | 07h | TRISC | 87h | | 107h | | 187h |
| PORTD ⁽¹⁾ | 08h | TRISD ⁽¹⁾ | 88h | | 108h | | 188h |
| PORTE ⁽¹⁾ | 09h | TRISE ⁽¹⁾ | 89h | | 109h | | 189h |
| PCLATH | 0Ah | PCLATH | 8Ah | PCLATH | 10Ah | PCLATH | 18Ah |
| INTCON | 0Bh | INTCON | 8Bh | INTCON | 10Bh | INTCON | 18Bh |
| PIR1 | 0Ch | PIE1 | 8Ch | PMDATA | 10Ch | PMCON1 | 18Ch |
| PIR2 | 0Dh | PIE2 | 8Dh | PMADR | 10Dh | | 18Dh |
| TMR1L | 0Eh | PCON | 8Eh | PMDATH | 10Eh | | 18Eh |
| TMR1H | 0Fh | | 8Fh | PMADRH | 10Fh | | 18Fh |
| T1CON | 10h | | 90h | | 110h | | 190h |
| TMR2 | 11h | | 91h | | 111h | | 191h |
| T2CON | 12h | PR2 | 92h | | 112h | | 192h |
| SSPBUF | 13h | SSPADDD | 93h | | 113h | | 193h |
| SSPCON | 14h | SSPSTAT | 94h | | 114h | | 194h |
| CCPR1L | 15h | | 95h | | 115h | | 195h |
| CCPR1H | 16h | | 96h | | 116h | | 196h |
| CCP1CON | 17h | | 97h | General Purpose Register 16 Bytes | 117h | General Purpose Register 16 Bytes | 197h |
| RCSTA | 18h | TXSTA | 98h | | 118h | | 198h |
| TXREG | 19h | SPBRG | 99h | | 119h | | 199h |
| RCREG | 1Ah | | 9Ah | | 11Ah | | 19Ah |
| CCPR2L | 1Bh | | 9Bh | | 11Bh | | 19Bh |
| CCPR2H | 1Ch | | 9Ch | | 11Ch | | 19Ch |
| CCP2CON | 1Dh | | 9Dh | | 11Dh | | 19Dh |
| ADRES | 1Eh | | 9Eh | | 11Eh | | 19Eh |
| ADCON0 | 1Fh | ADCON1 | 9Fh | | 11Fh | | 19Fh |
| General Purpose Register 96 Bytes | 20h | | A0h | | 120h | | 1A0h |
| | | General Purpose Register 80 Bytes | EFh | General Purpose Register 80 Bytes | 16Fh | General Purpose Register 80 Bytes | 1EFh |
| | | accesses 70h-7Fh | F0h | accesses 70h-7Fh | 170h | accesses 70h-7Fh | 1F0h |
| Bank 0 | 7Fh | Bank 1 | FFh | Bank 2 | 17Fh | Bank 3 | 1FFh |

* Not a physical register.

Note 1: These registers are not implemented on 28-pin devices.

PIC16CR7X

TABLE 2-1: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Details on page |
|-----------------------|------------|--|--------|-------------------------|--|-----------------|--------|-------|-----------|-------------------|-----------------|
| Bank 2 | | | | | | | | | | | |
| 100h ⁽⁴⁾ | INDF | Addressing this location uses contents of FSR to address data memory (not a physical register) | | | | | | | | 0000 0000 | 27, 96 |
| 101h | TMR0 | Timer0 Module Register | | | | | | | | xxxx xxxx | 45, 96 |
| 102h ⁽⁴⁾ | PCL | Program Counter (PC) Least Significant Byte | | | | | | | | 0000 0000 | 26, 96 |
| 103h ⁽⁴⁾ | STATUS | IRP | RP1 | RP0 | \overline{TO} | \overline{PD} | Z | DC | C | 0001 1xxx | 19, 96 |
| 104h ⁽⁴⁾ | FSR | Indirect Data Memory Address Pointer | | | | | | | | xxxx xxxx | 27, 96 |
| 105h | — | Unimplemented | | | | | | | | — | — |
| 106h | PORTB | PORTB Data Latch when written: PORTB pins when read | | | | | | | | xxxx xxxx | 34, 96 |
| 107h | — | Unimplemented | | | | | | | | — | — |
| 108h | — | Unimplemented | | | | | | | | — | — |
| 109h | — | Unimplemented | | | | | | | | — | — |
| 10Ah ^(1,4) | PCLATH | — | — | — | Write Buffer for the upper 5 bits of the Program Counter | | | | | ---0 0000 | 26, 96 |
| 10Bh ⁽⁴⁾ | INTCON | GIE | PEIE | TMR0IE | INTE | RBIE | TMR0IF | INTF | RBIF | 0000 000x | 21, 96 |
| 10Ch | PMDATA | Data Register Low Byte | | | | | | | | xxxx xxxx | 29, 97 |
| 10Dh | PMADR | Address Register Low Byte | | | | | | | | xxxx xxxx | 29, 97 |
| 10Eh | PMDATH | — | — | Data Register High Byte | | | | | xxxx xxxx | 29, 97 | |
| 10Fh | PMADRH | — | — | — | Address Register High Byte | | | | | xxxx xxxx | 29, 97 |
| Bank 3 | | | | | | | | | | | |
| 180h ⁽⁴⁾ | INDF | Addressing this location uses contents of FSR to address data memory (not a physical register) | | | | | | | | 0000 0000 | 27, 96 |
| 181h | OPTION_REG | \overline{RBPU} | INTEDG | T0CS | T0SE | PSA | PS2 | PS1 | PS0 | 1111 1111 | 20, 44, 96 |
| 182h ⁽⁴⁾ | PCL | Program Counter (PC) Least Significant Byte | | | | | | | | 0000 0000 | 26, 96 |
| 183h ⁽⁴⁾ | STATUS | IRP | RP1 | RP0 | \overline{TO} | \overline{PD} | Z | DC | C | 0001 1xxx | 19, 96 |
| 184h ⁽⁴⁾ | FSR | Indirect Data Memory Address Pointer | | | | | | | | xxxx xxxx | 27, 96 |
| 185h | — | Unimplemented | | | | | | | | — | — |
| 186h | TRISB | PORTB Data Direction Register | | | | | | | | 1111 1111 | 34, 96 |
| 187h | — | Unimplemented | | | | | | | | — | — |
| 188h | — | Unimplemented | | | | | | | | — | — |
| 189h | — | Unimplemented | | | | | | | | — | — |
| 18Ah ^(1,4) | PCLATH | — | — | — | Write Buffer for the upper 5 bits of the Program Counter | | | | | ---0 0000 | 26, 96 |
| 18Bh ⁽⁴⁾ | INTCON | GIE | PEIE | TMR0IE | INTE | RBIE | TMR0IF | INTF | RBIF | 0000 000x | 21, 96 |
| 18Ch | PMCON1 | — ⁽⁶⁾ | — | — | — | — | — | — | RD | 1--- ---0 | 29, 97 |
| 18Dh | — | Unimplemented | | | | | | | | — | — |
| 18Eh | — | Reserved maintain clear | | | | | | | | 0000 0000 | — |
| 18Fh | — | Reserved maintain clear | | | | | | | | 0000 0000 | — |

Legend: x = unknown, u = unchanged, q = value depends on condition, — = unimplemented, read as '0', r = reserved.
Shaded locations are unimplemented, read as '0'.

- Note 1:** The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8>, whose contents are transferred to the upper byte of the program counter during branches (CALL or GOTO).
- 2:** Other (non Power-up) Resets include external Reset through MCLR and Watchdog Timer Reset.
- 3:** Bits PSPIE and PSPIF are reserved on the 28-pin devices; always maintain these bits clear.
- 4:** These registers can be addressed from any bank.
- 5:** PORTD, PORTE, TRISD and TRISE are not physically implemented on the 28-pin devices, read as '0'.
- 6:** This bit always reads as a '1'.

PIC16CR7X

NOTES:

PIC16CR7X

3.3 Reading the ROM Program Memory

A program memory location may be read by writing two bytes of the address to the PMADR and PMADRH registers and then setting control bit RD (PMCON1<0>). Once the read control bit is set, the microcontroller will use the next two instruction cycles to read the data. The data is available in the PMDATA and PMDATH registers after the second NOP instruction. Therefore, it can be read as two bytes in the following instructions. The PMDATA and PMDATH registers will hold this value until the next read operation.

3.4 Operation During Code-Protect

ROM program memory has its own code-protect mechanism. External Read operations by programmers are disabled if this mechanism is enabled.

The microcontroller can read and execute instructions out of the internal ROM program memory, regardless of the state of the code-protect Configuration bits.

EXAMPLE 3-1: ROM PROGRAM READ

| | | | |
|-------------------|-------|-------------|---|
| | BSF | STATUS, RP1 | ; |
| | BCF | STATUS, RP0 | ; Bank 2 |
| | MOVF | ADDRH, W | ; |
| | MOVWF | PMADRH | ; MSByte of Program Address to read |
| | MOVF | ADDRL, W | ; |
| | MOVWF | PMADR | ; LSByte of Program Address to read |
| | BSF | STATUS, RP0 | ; Bank 3 Required |
| Required Sequence | BSF | PMCON1, RD | ; ROM Read Sequence |
| | NOP | | ; memory is read in the next two cycles after BSF PMCON1,RD |
| | NOP | | ; |
| | BCF | STATUS, RP0 | ; Bank 2 |
| | MOVF | PMDATA, W | ; W = LSByte of Program PMDATA |
| | MOVF | PMDATH, W | ; W = MSByte of Program PMDATA |

TABLE 3-1: REGISTERS ASSOCIATED WITH PROGRAM ROM

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Value on all other Resets |
|---------|--------|---------------------------|-------|-------------------------|----------------------------|-------|-------|-------|-------|-------------------------|---------------------------------|
| 10Dh | PMADR | Address Register Low Byte | | | | | | | | xxxx xxxx | uuuu uuuu |
| 10Fh | PMADRH | — | — | — | Address Register High Byte | | | | | xxxx xxxx | uuuu uuuu |
| 10Ch | PMDATA | Data Register Low Byte | | | | | | | | xxxx xxxx | uuuu uuuu |
| 10Eh | PMDATH | — | — | Data Register High Byte | | | | | | xxxx xxxx | uuuu uuuu |
| 18Ch | PMCON1 | — ⁽¹⁾ | — | — | — | — | — | — | RD | 1--- ---0 | 1--- ---0 |

Legend: x = unknown, u = unchanged, r = reserved, — = unimplemented read as '0'. Shaded cells are not used during ROM access.

Note 1: This bit always reads as a '1'.

PIC16CR7X

NOTES:

9.0 SYNCHRONOUS SERIAL PORT (SSP) MODULE

9.1 SSP Module Overview

The Synchronous Serial Port (SSP) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be Serial EEPROMs, shift registers, display drivers, A/D converters, etc. The SSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I²C)

An overview of I²C operations and additional information on the SSP module can be found in the “*PIC[®] Mid-Range MCU Family Reference Manual*” (DS33023).

Refer to Application Note AN578, “*Use of the SSP Module in the I²C[™] Multi-Master Environment*” (DS00578).

9.2 SPI Mode

This section contains register definitions and operational characteristics of the SPI module. Additional information on the SPI module can be found in the “*PIC[®] Mid-Range MCU Family Reference Manual*” (DS33023).

SPI mode allows 8 bits of data to be synchronously transmitted and received simultaneously. To accomplish communication, typically three pins are used:

- Serial Data Out (SDO) RC5/SDO
- Serial Data In (SDI) RC4/SDI/SDA
- Serial Clock (SCK) RC3/SCK/SCL

Additionally, a fourth pin may be used when in a Slave mode of operation:

- Slave Select (\overline{SS}) RA5/ \overline{SS} /AN4

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits in the SSPCON register (SSPCON<5:0>) and SSPSTAT<7:6>. These control bits allow the following to be specified:

- Master mode (SCK is the clock output)
- Slave mode (SCK is the clock input)
- Clock Polarity (Idle state of SCK)
- Clock edge (output data on rising/falling edge of SCK)
- Clock Rate (Master mode only)
- Slave Select mode (Slave mode only)

FIGURE 10-3: ASYNCHRONOUS MASTER TRANSMISSION (BACK-TO-BACK)




TABLE 10-5: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Value on all other Resets |
|----------------------|--------|------------------------------|-------|--------|-------|-------|--------|--------|--------|-------------------|---------------------------|
| 0Bh, 8Bh, 10Bh, 18Bh | INTCON | GIE | PEIE | TMR0IE | INTE | RBIE | TMR0IF | INTF | RBF | 0000 000x | 0000 000u |
| 0Ch | PIR1 | PSPIF ⁽¹⁾ | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | 0000 0000 | 0000 0000 |
| 18h | RCSTA | SPEN | RX9 | SREN | CREN | — | FERR | OERR | RX9D | 0000 -00x | 0000 -00x |
| 19h | TXREG | USART Transmit Data Register | | | | | | | | 0000 0000 | 0000 0000 |
| 8Ch | PIE1 | PSPIE ⁽¹⁾ | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | 0000 0000 | 0000 0000 |
| 98h | TXSTA | CSRC | TX9 | TXEN | SYNC | — | BRGH | TRMT | TX9D | 0000 -010 | 0000 -010 |
| 99h | SPBRG | Baud Rate Generator Register | | | | | | | | 0000 0000 | 0000 0000 |

Legend: x = unknown, — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous transmission.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16CR73/76; always maintain these bits clear.

10.2.2 USART ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 10-4. The data is received on the RC7/RX/DT pin and drives the data recovery block. The data recovery block is actually a high-speed shifter operating at x16 times the baud rate, whereas the main receive serial shifter operates at the bit rate, or at Fosc.

Once Asynchronous mode is selected, reception is enabled by setting bit CREN (RCSTA<4>).

The heart of the receiver is the Receive (serial) Shift Register (RSR). After sampling the Stop bit, the received data in the RSR is transferred to the RCREG register (if it is empty). If the transfer is complete, flag bit RCIF (PIR1<5>) is set. The actual interrupt can be enabled/disabled by setting/clearing enable bit RCIE (PIE1<5>). Flag bit RCIF is a read-only bit which is cleared by the hardware. It is cleared when the RCREG register has been read and is empty. The RCREG is a double buffered register (i.e., it is a two-deep FIFO). It is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte to begin shifting to the RSR register. On the detection of the Stop bit of the third byte, if the RCREG register is still full, the overrun error bit OERR (RCSTA<1>) will be set. The word in the RSR will be lost. The RCREG register can be read twice to retrieve the two bytes in

the FIFO. Overrun bit OERR has to be cleared in software. This is done by resetting the receive logic (CREN is cleared and then set). If bit OERR is set, transfers from the RSR register to the RCREG register are inhibited and no further data will be received, therefore, it is essential to clear error bit OERR if it is set. Framing error bit FERR (RCSTA<2>) is set if a Stop bit is detected as clear. Bit FERR and the 9th receive bit are buffered the same way as the receive data. Reading the RCREG will load bits RX9D and FERR with new values, therefore, it is essential for the user to read the RCSTA register before reading RCREG register, in order not to lose the old FERR and RX9D information.

PIC16CR7X

REGISTER 11-2: ADCON1: (ADDRESS 1Fh)

| | | | | | | | |
|-------|-----|-----|-----|-----|-------|-------|-------|
| U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 |
| — | — | — | — | — | PCFG2 | PCFG1 | PCFG0 |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 7-3

Unimplemented: Read as '0'

bit 2-0

PCFG2:PCFG0: A/D Port Configuration Control bits

| PCFG2:PCFG0 | RA0 | RA1 | RA2 | RA5 | RA3 | RE0 ⁽¹⁾ | RE1 ⁽¹⁾ | RE2 ⁽¹⁾ | VREF |
|-------------|-----|-----|-----|-----|------|--------------------|--------------------|--------------------|------|
| 000 | A | A | A | A | A | A | A | A | VDD |
| 001 | A | A | A | A | VREF | A | A | A | RA3 |
| 010 | A | A | A | A | A | D | D | D | VDD |
| 011 | A | A | A | A | VREF | D | D | D | RA3 |
| 100 | A | A | D | D | A | D | D | D | VDD |
| 101 | A | A | D | D | VREF | D | D | D | RA3 |
| 11x | D | D | D | D | D | D | D | D | VDD |

A = Analog input

D = Digital I/O

Note 1: RE0, RE1 and RE2 are implemented on the PIC16CR74/77 only.

PIC16CR7X

15.1 DC Characteristics: PIC16CR73/74/76/77 (Industrial, Extended) (Continued)

| PIC16CR73/74/76/77 (Industrial, Extended) | | Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for extended | | | | | |
|--|-------|--|-----|------|-----|-------|---|
| Param No. | Sym | Characteristic | Min | Typ† | Max | Units | Conditions |
| D010 | IDD | Supply Current (Notes 2, 5) | | | | | |
| | | PIC16CR7X | — | 0.5 | 2 | mA | XT, RC osc configuration FOSC = 4 MHz, VDD = 3.0V (Note 4) |
| D010A | | | — | 20 | 48 | μA | LP osc configuration FOSC = 32 kHz, VDD = 3.0V, WDT disabled |
| D010 | | PIC16CR7X | — | 1.1 | 4 | mA | XT, RC osc configuration FOSC = 4 MHz, VDD = 5.5V (Note 4) |
| | | | | | | | HS osc configuration FOSC = 20 MHz, VDD = 5.5V |
| D013 | | | — | 6.3 | 15 | mA | |
| D015* | ΔIBOR | Brown-out Reset Current (Note 6) | — | 30 | 200 | μA | BOR enabled, VDD = 5.0V |
| D020 | IPD | Power-down Current (Notes 3, 5) | | | | | |
| | | PIC16CR7X | — | 2.0 | 30 | μA | VDD = 3.0V, WDT enabled, -40°C to $+85^{\circ}\text{C}$ |
| D021 | | | — | 0.1 | 5 | μA | VDD = 3.0V, WDT disabled, -40°C to $+85^{\circ}\text{C}$ |
| D020 D021 D021A | | PIC16CR7X | — | 5 | 42 | μA | VDD = 4.0V, WDT enabled, -40°C to $+85^{\circ}\text{C}$ |
| | | | | 0.1 | 19 | μA | VDD = 4.0V, WDT disabled, -40°C to $+85^{\circ}\text{C}$ |
| | | | | 10.5 | 57 | μA | VDD = 4.0V, WDT enabled, -40°C to $+125^{\circ}\text{C}$ |
| | | | | 1.5 | 42 | μA | VDD = 4.0V, WDT disabled, -40°C to $+125^{\circ}\text{C}$ |
| D023* | ΔIBOR | Brown-out Reset Current (Note 6) | — | 30 | 200 | μA | BOR enabled, VDD = 5.0V |

Legend: Shading of rows is to assist in readability of the table.

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD

MCLR = VDD; WDT enabled/disabled as specified.

3: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD and VSS.

4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula $I_r = V_{DD}/2R_{EXT}$ (mA) with REXT in kOhm.

5: Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.

6: The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

7: When BOR is enabled, the device will operate correctly until the VBOR voltage trip point is reached.

PIC16CR7X

FIGURE 15-3: EXTERNAL CLOCK TIMING




TABLE 15-1: EXTERNAL CLOCK TIMING REQUIREMENTS

| Parameter No. | Symbol | Characteristic | Min | Typ† | Max | Units | Conditions |
|---------------|------------|---|------|------|--------|-------|---------------|
| | FOSC | External CLKIN Frequency (Note 1) | DC | — | 1 | MHz | XT osc mode |
| | | | DC | — | 20 | MHz | HS osc mode |
| | | | DC | — | 32 | kHz | LP osc mode |
| | | Oscillator Frequency (Note 1) | DC | — | 4 | MHz | RC osc mode |
| | | | 0.1 | — | 4 | MHz | XT osc mode |
| | | | 4 | — | 20 | MHz | HS osc mode |
| | | | 5 | — | 200 | kHz | LP osc mode |
| 1 | TOSC | External CLKIN Period (Note 1) | 1000 | — | — | ns | XT osc mode |
| | | | 50 | — | — | ns | HS osc mode |
| | | | 5 | — | — | ms | LP osc mode |
| | | Oscillator Period (Note 1) | 250 | — | — | ns | RC osc mode |
| | | | 250 | — | 10,000 | ns | XT osc mode |
| | | | 50 | — | 250 | ns | HS osc mode |
| | | | 5 | — | — | ms | LP osc mode |
| 2 | Tcy | Instruction Cycle Time (Note 1) | 200 | Tcy | DC | ns | Tcy = 4/FOSC |
| 3 | TosL, TosH | External Clock in (OSC1) High or Low Time | 500 | — | — | ns | XT oscillator |
| | | | 2.5 | — | — | ms | LP oscillator |
| | | | 15 | — | — | ns | HS oscillator |
| 4 | TosR, TosF | External Clock in (OSC1) Rise or Fall Time | — | — | 25 | ns | XT oscillator |
| | | | — | — | 50 | ns | LP oscillator |
| | | | — | — | 15 | ns | HS oscillator |

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (Tcy) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions, with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

FIGURE 16-17: TYPICAL, MINIMUM AND MAXIMUM V_{OL} vs. I_{OL} ($V_{DD} = 5V$, $-40^{\circ}C$ TO $125^{\circ}C$)





FIGURE 16-18: TYPICAL, MINIMUM AND MAXIMUM V_{OL} vs. I_{OL} ($V_{DD} = 3V$, $-40^{\circ}C$ TO $125^{\circ}C$)



PIC16CR7X

FIGURE 16-19: MINIMUM AND MAXIMUM V_{IN} vs. V_{DD} , (TTL INPUT, -40°C TO 125°C)






FIGURE 16-20: MINIMUM AND MAXIMUM V_{IN} vs. V_{DD} (ST INPUT, -40°C TO 125°C)



PIC16CR7X

28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



| Dimension Limits | Units | MILLIMETERS | | |
|------------------------|-------|-------------|------|------|
| | | MIN | NOM | MAX |
| Number of Pins | N | 28 | | |
| Pitch | e | 0.65 BSC | | |
| Overall Height | A | 0.80 | 0.90 | 1.00 |
| Standoff | A1 | 0.00 | 0.02 | 0.05 |
| Contact Thickness | A3 | 0.20 REF | | |
| Overall Width | E | 6.00 BSC | | |
| Exposed Pad Width | E2 | 3.65 | 3.70 | 4.20 |
| Overall Length | D | 6.00 BSC | | |
| Exposed Pad Length | D2 | 3.65 | 3.70 | 4.20 |
| Contact Width | b | 0.23 | 0.30 | 0.35 |
| Contact Length | L | 0.50 | 0.55 | 0.70 |
| Contact-to-Exposed Pad | K | 0.20 | — | — |

Notes:

- Pin 1 visual index feature may vary, but must be located within the hatched area.
- Package is saw singulated.
- Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-105B

| | |
|--|--------|
| SSPIF bit | 23 |
| SSPM<3:0> bits | 61 |
| SSPOV bit | 61 |
| Stack | 26 |
| Overflows | 26 |
| Underflow | 26 |
| STATUS Register | |
| DC Bit | 19 |
| IRP Bit | 19 |
| PD Bit | 93 |
| TO Bit | 19, 93 |
| Z Bit | 19 |
| Synchronous Serial Port Enable bit (SSPEN) | 61 |
| Synchronous Serial Port Interrupt bit (SSPIF) | 23 |
| Synchronous Serial Port Mode Select bits (SSPM<3:0>) ... | 61 |
| Synchronous Serial Port. See SSP | |

T

| | |
|---|-------|
| T1CKPS0 bit | 47 |
| T1CKPS1 bit | 47 |
| T1OSCEN bit | 47 |
| T1SYNC bit | 47 |
| T2CKPS0 bit | 52 |
| T2CKPS1 bit | 52 |
| TAD | 87 |
| Time-out Sequence | 94 |
| Timer0 | 43 |
| Associated Registers | 45 |
| Clock Source Edge Select (T0SE Bit) | 20 |
| Clock Source Select (T0CS Bit) | 20 |
| External Clock | 44 |
| Interrupt | 43 |
| Overflow Enable (TMR0IE Bit) | 21 |
| Overflow Flag (TMR0IF Bit) | 100 |
| Overflow Interrupt | 100 |
| Prescaler | 45 |
| RA4/T0CKI Pin, External Clock | 8, 10 |
| T0CKI | 44 |
| Timer1 | 47 |
| Associated Registers | 50 |
| Asynchronous Counter Mode | 49 |
| Capacitor Selection | 50 |
| Counter Operation | 48 |
| Operation in Timer Mode | 48 |
| Oscillator | 50 |
| Prescaler | 50 |
| RC0/T1OSO/T1CKI Pin | 9, 11 |
| RC1/T1OSI/CCP2 Pin | 9, 11 |
| Resetting of Timer1 Registers | 50 |
| Resetting Timer1 using a CCP Trigger Output | 50 |
| Synchronized Counter Mode | 48 |
| TMR1H Register | 49 |
| TMR1L Register | 49 |
| Timer2 | 51 |
| Associated Registers | 52 |
| Output | 51 |
| Postscaler | 51 |
| Prescaler | 51 |
| Prescaler and Postscaler | 51 |
| Timing Diagrams | |
| A/D Conversion | 137 |
| Brown-out Reset | 126 |
| Capture/Compare/PWM (CCP1 and CCP2) | 128 |
| CLKOUT and I/O | 125 |
| External Clock | 124 |
| I ² C Bus Data | 133 |
| I ² C Bus Start/Stop Bits | 132 |
| I ² C Reception (7-bit Address) | 67 |
| I ² C Transmission (7-bit Address) | 67 |
| Parallel Slave Port | 129 |
| Parallel Slave Port Read Waveforms | 41 |
| Parallel Slave Port Write Waveforms | 41 |
| Power-up Timer | 126 |
| PWM Output | 57 |
| RESET | 126 |
| Slow Rise Time (MCLR Tied to VDD Through RC Network) | 98 |
| SPI Master Mode (CKE = 0, SMP = 0) | 130 |
| SPI Master Mode (CKE = 1, SMP = 1) | 130 |
| SPI Mode (Master Mode) | 63 |
| SPI Mode (Slave Mode with CKE = 0) | 63 |
| SPI Mode (Slave Mode with CKE = 1) | 64 |
| SPI Slave Mode (CKE = 0) | 131 |
| SPI Slave Mode (CKE = 1) | 131 |
| Start-up Timer | 126 |
| Time-out Sequence on Power-up (MCLR Not Tied to VDD) Case 1 | 98 |
| Case 2 | 98 |
| Time-out Sequence on Power-up (MCLR Tied to VDD Through RC Network) | 97 |
| Timer0 | 127 |
| Timer1 | 127 |
| USART Asynchronous Master Transmission | 74 |
| USART Asynchronous Master Transmission (Back to Back) | 75 |
| USART Asynchronous Reception | 76 |
| USART Synchronous Receive (Master/Slave) | 135 |
| USART Synchronous Reception (Master Mode, SREN) | 80 |
| USART Synchronous Transmission | 79 |
| USART Synchronous Transmission (Master/Slave) | 135 |
| USART Synchronous Transmission (Through TXEN) | 79 |
| Wake-up from Sleep via Interrupt | 103 |
| Watchdog Timer | 126 |
| Timing Parameter Symbolology | 123 |
| Timing Requirements | |
| Capture/Compare/PWM (CCP1 and CCP2) | 128 |
| CLKOUT and I/O | 125 |
| External Clock | 124 |
| I ² C Bus Data | 134 |
| I ² C Bus Start/Stop Bits | 133 |
| Parallel Slave Port | 129 |
| Reset, Watchdog Timer, Oscillator Start-up Timer, Power-up Timer and Brown-out Reset | 126 |
| SPI Mode | 132 |
| Timer0 and Timer1 External Clock | 127 |
| USART Synchronous Receive | 135 |
| USART Synchronous Transmission | 135 |
| TMR1CS bit | 47 |
| TMR1ON bit | 47 |
| TMR2ON bit | 52 |
| TOUTPS<3:0> bits | 52 |
| TRISA Register | 31 |
| TRISB Register | 33 |
| TRISC Register | 35 |
| TRISD Register | 36 |

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: <http://support.microchip.com>

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

| <u>PART NO.</u> | <u>X</u> | <u>/XX</u> | <u>XXX</u> |
|--|-------------------|------------|------------|
| Device | Temperature Range | Package | Pattern |
| <div><div>Device: PIC16CR73 PIC16CR74 PIC16CR76 PIC16CR77</div><div>Temperature Range: I = -40°C to +85°C (Industrial) E = -40°C to +125°C (Extended)</div><div>Package: PT = TQFP (Thin Quad Flatpack) L = PLCC SO = SOIC SP = Skinny Plastic DIP P = PDIP</div><div>Pattern: QTP, SQTP, Code or Special Requirements (blank otherwise)</div></div> | | | |
| <div>Examples:</div> <div>Note1: F = Standard Voltage Range LF = Wide Voltage Range 2: T = in tape and reel PLCC, and TQFP packages only.</div> | | | |