

NXP USA Inc. - MPC880CZP66 Datasheet



Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

Product Status	Obsolete
Core Processor	MPC8xx
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	66MHz
Co-Processors/DSP	Communications; CPM
RAM Controllers	DRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10Mbps (2), 10/100Mbps (2)
SATA	-
USB	USB 2.0 (1)
Voltage - I/O	3.3V
Operating Temperature	-40°C ~ 100°C (TA)
Security Features	-
Package / Case	357-BBGA
Supplier Device Package	357-PBGA (25x25)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc880czp66

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Features

- Flexible data buffers with multiple buffers per frame
- Automatic retransmission upon transmit error
- The USB host controller has the following features:
 - Supports control, bulk, interrupt, and isochronous data transfers
 - CRC16 generation and checking
 - NRZI encoding/decoding with bit stuffing
 - Supports both 12- and 1.5-Mbps data rates (automatic generation of preamble token and data rate configuration). Note that low-speed operation requires an external hub.
 - Flexible data buffers with multiple buffers per frame
 - Supports local loop back mode for diagnostics (12 Mbps only)
- Serial peripheral interface (SPI)
 - Supports master and slave modes
 - Supports multiple-master operation on the same bus
- Inter-integrated circuit (I²C) port
 - Supports master and slave modes
 - Supports a multiple-master environment
- Time-slot assigner (TSA)
 - Allows SCCs and SMCs to run in multiplexed and/or non-multiplexed operation
 - Supports T1, CEPT, PCM highway, ISDN basic rate, ISDN primary rate, user defined
 - 1- or 8-bit resolution
 - Allows independent transmit and receive routing, frame synchronization, and clocking
 - Allows dynamic changes
 - Can be internally connected to four serial channels (two SCCs and two SMCs)
- Parallel interface port (PIP)
 - Centronics interface support
 - Supports fast connection between compatible ports on MPC885/MPC880 and other MPC8xx devices
- PCMCIA interface
 - Master (socket) interface, release 2.1-compliant
 - Supports two independent PCMCIA sockets
 - 8 memory or I/O windows supported
- Debug interface
 - Eight comparators: four operate on instruction address, two operate on data address, and two
 operate on data
 - Supports conditions: $= \neq < >$
 - Each watchpoint can generate a break point internally.
- Normal high and normal low power modes to conserve power



- 1.8-V core and 3.3-V I/O operation
- The MPC885/MPC880 comes in a 357-pin ball grid array (PBGA) package

The MPC885 block diagram is shown in Figure 1.



Figure 1. MPC885 Block Diagram







Figure 2. MPC880 Block Diagram



Thermal Characteristics

Rating	Symbol	Value	Unit
Temperature ¹ (standard)	T _{A(min)}	0	°C
	T _{J(max)}	95	°C
Temperature (extended)	T _{A(min)}	-40	°C
	T _{J(max)}	100	°C

Table 3.	Operating	Temperatures
----------	-----------	--------------

Minimum temperatures are guaranteed as ambient temperature, T_A . Maximum temperatures are guaranteed as junction temperature, $T_{,l}$.

This device contains circuitry protecting against damage due to high-static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for example, either GND or V_{DD}).

4 Thermal Characteristics

Table 4 shows the thermal characteristics for the MPC885/MPC880.

Rating	Enviro	Symbol	Value	Unit	
Junction-to-ambient ¹	Natural convection	Single-layer board (1s)	$R_{\theta JA}^2$	37	°C/W
	Four-layer board (2s2p)		$R_{\thetaJMA}{}^3$	25	
	Airflow (200 ft/min) Single-layer board (1s)		$R_{\thetaJMA}{}^3$	30	
		Four-layer board (2s2p)	$R_{\thetaJMA}{}^3$	22	
Junction-to-board ⁴	—	—	$R_{\theta J B}$	17	
Junction-to-case ⁵	—	—	$R_{ extsf{ heta}JC}$	10	
Junction-to-package top ⁶	Natural convection —		Ψ_{JT}	2	
	Airflow (200 ft/min) —		Ψ_{JT}	2	

Table 4. MPC885/MPC880 Thermal Resistance Data

Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, airflow, power dissipation of other components on the board, and board thermal resistance.

- ² Per SEMI G38-87 and JEDEC JESD51-2 with the single-layer board horizontal.
- ³ Per JEDEC JESD51-6 with the board horizontal.
- ⁴ Thermal resistance between the die and the printed-circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- ⁵ Indicates the average thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1) with the cold plate temperature used for the case temperature. For exposed pad packages where the pad would be expected to be soldered, junction-to-case thermal resistance is a simulated value from the junction to the exposed pad without contact resistance.
- ⁶ Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

1



7.2 Estimation with Junction-to-Case Thermal Resistance

Historically, thermal resistance has frequently been expressed as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$

where:

 $R_{\theta IA}$ = junction-to-ambient thermal resistance (°C/W)

 $R_{\theta JC}$ = junction-to-case thermal resistance (°C/W)

 $R_{\theta CA}$ = case-to-ambient thermal resistance (°C/W)

 $R_{\theta JC}$ is device-related and cannot be influenced by the user. The user adjusts the thermal environment to affect the case-to-ambient thermal resistance, $R_{\theta CA}$. For instance, the user can change the airflow around the device, add a heat sink, change the mounting arrangement on the printed-circuit board, or change the thermal dissipation on the printed-circuit board surrounding the device. This thermal model is most useful for ceramic packages with heat sinks where some 90% of the heat flows through the case and the heat sink to the ambient environment. For most packages, a better model is required.

7.3 Estimation with Junction-to-Board Thermal Resistance

A simple package thermal model that has demonstrated reasonable accuracy (about 20%) is a two-resistor model consisting of a junction-to-board and a junction-to-case thermal resistance. The junction-to-case covers the situation where a heat sink is used or where a substantial amount of heat is dissipated from the top of the package. The junction-to-board thermal resistance describes the thermal performance when most of the heat is conducted to the printed-circuit board. It has been observed that the thermal performance of most plastic packages and especially PBGA packages is strongly dependent on the board temperature; see Figure 4.



Figure 4. Effect of Board Temperature Rise on Thermal Behavior



Thermal Calculation and Measurement

If the board temperature is known, an estimate of the junction temperature in the environment can be made using the following equation:

$$T_{J} = T_{B} + (R_{\theta JB} \times P_{D})$$

where:

 $R_{\theta JB}$ = junction-to-board thermal resistance (°C/W)

 T_{B} = board temperature (°C)

 P_D = power dissipation in package

If the board temperature is known and the heat loss from the package case to the air can be ignored, acceptable predictions of junction temperature can be made. For this method to work, the board and board mounting must be similar to the test board used to determine the junction-to-board thermal resistance, namely a 2s2p (board with a power and a ground plane) and vias attaching the thermal balls to the ground plane.

7.4 Estimation Using Simulation

When the board temperature is not known, a thermal simulation of the application is needed. The simple two resistor model can be used with the thermal simulation of the application [2], or a more accurate and complex model of the package can be used in the thermal simulation.

7.5 Experimental Determination

To determine the junction temperature of the device in the application after prototypes are available, the thermal characterization parameter (Ψ_{JT}) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using the following equation:

$$T_J = T_T + (\Psi_{JT} \times P_D)$$

where:

 Ψ_{JT} = thermal characterization parameter

 T_T = thermocouple temperature on top of package

 P_D = power dissipation in package

The thermal characterization parameter is measured per the JESD51-2 specification published by JEDEC using a 40 gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by the cooling effects of the thermocouple wire.



7.6 References

Semiconductor Equipment and Materials International(415) 964-5111 805 East Middlefield Rd Mountain View, CA 94043

MIL-SPEC and EIA/JESD (JEDEC) specifications800-854-7179 or (Available from Global Engineering Documents)303-397-7956

JEDEC Specifications http://www.jedec.org

- 1. C.E. Triplett and B. Joiner, "An Experimental Characterization of a 272 PBGA Within an Automotive Engine Controller Module," Proceedings of SemiTherm, San Diego, 1998, pp. 47–54.
- 2. B. Joiner and V. Adams, "Measurement and Simulation of Junction to Board Thermal Resistance and Its Application in Thermal Modeling," Proceedings of SemiTherm, San Diego, 1999, pp. 212–220.

8 Power Supply and Power Sequencing

This section provides design considerations for the MPC885/MPC880 power supply. The MPC885/MPC880 has a core voltage (V_{DDL}) and PLL voltage (V_{DDSYN}), which both operate at a lower voltage than the I/O voltage V_{DDH} . The I/O section of the MPC885/MPC880 is supplied with 3.3 V across V_{DDH} and V_{SS} (GND).

The signals PA[0:15], PB[14:31], PC[4:15], PD[3:15], TDI, TDO, TCK, TRST_B, TMS, MII_TXEN, and MII_MDIO are 5 V tolerant. All inputs cannot be more than 2.5 V greater than V_{DDH}. In addition, 5-V tolerant pins cannot exceed 5.5 V and remaining input pins cannot exceed 3.465 V. This restriction applies to power up/down and normal operation.

One consequence of multiple power supplies is that when power is initially applied the voltage rails ramp up at different rates. The rates depend on the nature of the power supply, the type of load on each power supply, and the manner in which different voltages are derived. The following restrictions apply:

- V_{DDL} must not exceed V_{DDH} during power up and power down.
- V_{DDL} must not exceed 1.9 V, and V_{DDH} must not exceed 3.465 V.

These cautions are necessary for the long-term reliability of the part. If they are violated, the electrostatic discharge (ESD) protection diodes are forward-biased, and excessive current can flow through these diodes. If the system power supply design does not control the voltage sequencing, the circuit shown Figure 5 can be added to meet these requirements. The MUR420 Schottky diodes control the maximum potential difference between the external bus and core power supplies on power up, and the 1N5820 diodes regulate the maximum potential difference on power down.



Figure 12 provides the timing for the input data controlled by the UPM for data beats where DLT3 = 1 in the UPM RAM words. (This is only the case where data is latched on the falling edge of CLKOUT.)



Figure 12. Input Data Timing when Controlled by UPM in the Memory Controller and DLT3 = 1

Figure 13 through Figure 16 provide the timing for the external bus read controlled by various GPCM factors.







Figure 16. External Bus Read Timing (GPCM Controlled—TRLX = 1, ACS = 10, ACS = 11)



Bus Signal Timing



Figure 18. External Bus Write Timing (GPCM Controlled—TRLX = 0, CSNT = 1)





Figure 23 provides the timing for the synchronous external master access controlled by the GPCM.

Figure 24 provides the timing for the asynchronous external master memory access controlled by the GPCM.





Figure 25 provides the timing for the asynchronous external master control signals negation.



Figure 25. Asynchronous External Master—Control Signals Negation Timing



1

Bus Signal Timing

Table 10 provides the interrupt timing for the MPC885/MPC880.

Num	Characteristic ¹	All Freq	Unit	
	Characteristic	Min	Мах	Unit
139	IRQx valid to CLKOUT rising edge (setup time)	6.00		ns
I40	IRQx hold time after CLKOUT	2.00		ns
l41	IRQx pulse width low	3.00		ns
142	IRQx pulse width high	3.00		ns
143	IRQx edge-to-edge time	$4 \times T_{CLOCKOUT}$		—

Table 10. Interrupt Timing

The I39 and I40 timings describe the testing conditions under which the IRQ lines are tested when being defined as level sensitive. The IRQ lines are synchronized internally and do not have to be asserted or negated with reference to the CLKOUT. The I41, I42, and I43 timings are specified to allow correct functioning of the IRQ lines detection circuitry and have no direct relation with the total system interrupt latency that the MPC885/MPC880 is able to support.

Figure 26 provides the interrupt detection timing for the external level-sensitive lines.



Figure 26. Interrupt Detection Timing for External Level Sensitive Lines

Figure 27 provides the interrupt detection timing for the external edge-sensitive lines.



Figure 27. Interrupt Detection Timing for External Edge Sensitive Lines



Table 13 shows the debug port timing for the MPC885/MPC880.

Table 13. Debug Port Timing

Num	Characteristic	All Frequer	Unit		
Nulli	Characteristic	Min	Min Max		
D61	DSCK cycle time	3 × T _{CLOCKOUT}	_	_	
D62	DSCK clock pulse width	$1.25 \times T_{CLOCKOUT}$	-	_	
D63	DSCK rise and fall times	0.00	3.00	ns	
D64	DSDI input data setup time	8.00		ns	
D65	DSDI data hold time	5.00		ns	
D66	DSCK low to DSDO data valid	0.00	15.00	ns	
D67	DSCK low to DSDO invalid	0.00	2.00	ns	

Figure 33 provides the input timing for the debug port clock.



Figure 33. Debug Port Clock Input Timing

Figure 34 provides the timing for the debug port.







IEEE 1149.1 Electrical Specifications





12.3 IDMA Controller AC Electrical Specifications

Table 18 provides the IDMA controller timings as shown in Figure 48 tthrough Figure 51.

Table 18. IDMA Controller Timing

Num	Characteristic	All Freq	Unit	
Num		Min	Max	Unit
40	DREQ setup time to clock high	7	_	ns
41	DREQ hold time from clock high ¹	TBD	_	ns
42	SDACK assertion delay from clock high	_	12	ns
43	SDACK negation delay from clock low	_	12	ns
44	SDACK negation delay from TA low	_	20	ns
45	SDACK negation delay from clock high	_	15	ns
46	\overline{TA} assertion to rising edge of the clock setup time (applies to external \overline{TA})	7	_	ns

¹ Applies to high-to-low mode (EDM = 1).



Figure 48. IDMA External Requests Timing Diagram



SCC in NMSI Mode Electrical Specifications 12.7

Table 22 provides the NMSI external clock timing.

		All Frequ			
Num	Characteristic	Min	Min Max		
100	RCLK1 and TCLK1 width high ¹	1/SYNCCLK	—	ns	
101	RCLK1 and TCLK1 width low	1/SYNCCLK + 5	—	ns	
102	RCLK1 and TCLK1 rise/fall time	—	15.00	ns	
103	TXD1 active delay (from TCLK1 falling edge)	0.00	50.00	ns	
104	RTS1 active/inactive delay (from TCLK1 falling edge)	0.00	50.00	ns	
105	CTS1 setup time to TCLK1 rising edge	5.00	—	ns	
106	RXD1 setup time to RCLK1 rising edge	5.00	—	ns	
107	RXD1 hold time from RCLK1 rising edge ²	5.00	—	ns	
108	CD1 setup time to RCLK1 rising edge	5.00	—	ns	

Table 22. NMSI External Clock Timing

The ratios SyncCLK/RCLK1 and SyncCLK/TCLK1 must be greater than or equal to 2.25/1.
 Also applies to CD and CTS hold time when they are used as external sync signals.

Table 23 provides the NMSI internal clock timing.

Table 23. NMSI Internal Clock Timing

Num	Charactariatia	All Fre	Unit	
NUIT	Characteristic	Min	Мах	Unit
100	RCLK1 and TCLK1 frequency ¹	0.00	SYNCCLK/3	MHz
102	RCLK1 and TCLK1 rise/fall time	_	—	ns
103	TXD1 active delay (from TCLK1 falling edge)	0.00	30.00	ns
104	RTS1 active/inactive delay (from TCLK1 falling edge)	0.00	30.00	ns
105	CTS1 setup time to TCLK1 rising edge	40.00	—	ns
106	RXD1 setup time to RCLK1 rising edge	40.00	—	ns
107	RXD1 hold time from RCLK1 rising edge ²	0.00	—	ns
108	CD1 setup time to RCLK1 rising edge	40.00	—	ns

¹ The ratios SyncCLK/RCLK1 and SyncCLK/TCLK1 must be greater than or equal to 3/1.

² Also applies to $\overline{\text{CD}}$ and $\overline{\text{CTS}}$ hold time when they are used as external sync signals



CPM Electrical Characteristics





Mechanical Data and Ordering Information

16.1 Pin Assignments

Figure 77 shows the top-view pinout of the PBGA package. For additional information, see the *MPC885 PowerQUICCTM Family Reference Manual*.

	C TRST	O PA10	О РВ23	O PA8	O PC8	O PA5	O PB17	O PA13	O PC4	O PA11	O PE17	O PE30	O PE15	O PD6	O PD4	O PD7	O PA3		w
O PB28	О тмs	O PB25	O PC11	O PB22	O PA7	О РВ19	O PC7	O PB16	O PC13	O PE21	O PE24	O PE14	O PD5	O PE28	O PE27	O PB31	O PE23	O PE22	v
O PB27	О РВ14	() тск	О РВ24	O PC10	O PB21	O PA6		O PC6	O PB15	O PE31	O PD15	O PD14	O PD13	O PD12	O PA4	O PA0	O PD9	O PA1	U
O PB29	O PC12	O TDO		O PA9	O PC9	O PB20	O PB18		O PC5	O PD3	O PE29	O PE16	O PE19		0 N PA2	O PE25	O PD10	O PE26	т
O PC15	O PC14	О РВ26	O GND		0	0		0	0	O VDDL	0	0	VDDL	VDDH	O PE20	O PD8	O PD11	O PE18	R
	О РВ30	O PA14	O PA12		0	O GND	0		0		0		0	0				O D8	Ρ
() A2	() A1	O N/C	O PA15	0	0	\bigcirc	\bigcirc	\bigcirc	GND	\bigcirc	0	\bigcirc	0			() D12	0 D13	() D4	Ν
() A3	() A5	() A4	() A0		0	0	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	O VDDH	0	D17) D23	0 D27	() D1	М
() A7	() A9	() A8	() A6	0		O GND	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc		0		O D9) D10	O D11	() D2	L
○ A10	() A11	() A12	() A13		0	0	\bigcirc	\bigcirc	GND	\bigcirc	0	\bigcirc	O VDDH	0	0 D5	O D14	О) D15	к
O A14	() A16	() A15	() A17	0	0	0	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	0		O D22	() D19	O D16	() D18	J
∩ A27	() A19	() A20	() A24		0	GND	\bigcirc	\bigcirc	\bigcirc	\bigcirc	0	\bigcirc	0	0	0 D28	O D6	O D20	() D21	н
O A21	() A29	() A23				0	\bigcirc	\bigcirc	GND	\bigcirc	0	\bigcirc	GND		CLKOUT	() D26	O D24	() D25	G
() A25	() A30	() A22		0	0	0	\bigcirc	\bigcirc		0	0	\bigcirc	\bigcirc	0) D31	0 D7	() D29	F
	() A28			\bigcirc		0	0		0		0	0	0					O D30	Е
O A26	O A31	BSA0		\bigcirc $\overline{CS6}$	\bigcirc		O BI												D
BSA2	BSA1					GPL A5							OP1	BADDR2	в техр				С
																			В
			000																A
19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	

NOTE: This is the top view of the device.

Figure 77. Pinout of the PBGA Package



Table 39. Pin Assignments (continued)

Name	Pin Number	Туре
PA4, CTS4, MII1-TXD1, RMII1-TXD1	U4	Bidirectional
PA3, MII1-RXER, RMII1-RXER, BRGO3	W2	Bidirectional
PA2, MII1-RXDV, RMII1-CRS_DV, TXD4	Τ4	Bidirectional
PA1, MII1-RXD0, RMII1-RXD0, BRGO4	U1	Bidirectional
PA0, MII1-RXD1, RMII1-RXD1, TOUT4	U3	Bidirectional
PB31, <u>SPISEL,</u> MII1-TXCLK, RMII1-REFCLK	V3	Bidirectional (Optional: open-drain)
PB30, SPICLK	P18	Bidirectional (Optional: open-drain)
PB29, SPIMOSI	T19	Bidirectional (Optional: open-drain)
PB28, SPIMISO, BRGO4	V19	Bidirectional (Optional: open-drain)
PB27, I2CSDA, BRGO1	U19	Bidirectional (Optional: open-drain)
PB26, I2CSCL, BRGO2	R17	Bidirectional (Optional: open-drain)
PB25, RXADDR3 ¹ , TXADDR3, SMTXD1	V17	Bidirectional (Optional: open-drain)
PB24, TXADDR3 ¹ , RXADDR3, SMRXD1	U16	Bidirectional (Optional: open-drain)
PB23, TXADDR2 ¹ , RXADDR2, SDACK1, SMSYN1	W16	Bidirectional (Optional: open-drain)
PB22, TXADDR4 ¹ , RXADDR4, SDACK2, SMSYN2	V15	Bidirectional (Optional: open-drain)
PB21, SMTXD2, TXADDR1 ¹ , BRG01, RXADDR1, PHSEL[1]	U14	Bidirectional (Optional: open-drain)
PB20, SMRXD2, L1CLKOA, TXADDR0 ¹ , RXADDR0, PHSEL[0]	T13	Bidirectional (Optional: open-drain)
PB19, MII1-RXD3, RTS4	V13	Bidirectional (Optional: open-drain)
PB18, RXADDR4 ¹ , TXADDR4, RTS2, L1ST2	T12	Bidirectional (Optional: open-drain)

How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center 1-800 441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor @hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale, the Freescale logo, and PowerQUICC, are trademarks of Freescale Semiconductor, Inc. Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2010 Freescale Semiconductor, Inc.

Document Number: MPC885EC Rev. 7 07/2010



