

Welcome to [E-XFL.COM](http://E-XFL.COM)

### Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Active
Core Processor	MPC8xx
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	133MHz
Co-Processors/DSP	Communications; CPM
RAM Controllers	DRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10Mbps (2), 10/100Mbps (2)
SATA	-
USB	USB 2.0 (1)
Voltage - I/O	3.3V
Operating Temperature	0°C ~ 95°C (TA)
Security Features	Cryptography
Package / Case	357-BBGA
Supplier Device Package	357-PBGA (25x25)
Purchase URL	<a href="https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=mpc880vr133">https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=mpc880vr133</a>

- Provides enhanced ATM functionality found on the MPC862 and MPC866 families and includes the following:
  - Improved operation, administration and maintenance (OAM) support
  - OAM performance monitoring (PM) support
  - Multiple APC priority levels available to support a range of traffic pace requirements
  - Port-to-port switching capability without the need for RAM-based microcode
  - Simultaneous MII (100BaseT) and UTOPIA (half- or full -duplex) capability
  - Optional statistical cell counters per PHY
  - UTOPIA L2-compliant interface with added FIFO buffering to reduce the total cell transmission time and multi-PHY support. (The earlier UTOPIA L1 specification is also supported.)
  - Parameter RAM for both SPI and I<sup>2</sup>C can be relocated without RAM-based microcode
  - Supports full-duplex UTOPIA master (ATM side) and slave (PHY side) operations using a split bus
  - AAL2/VBR functionality is ROM-resident
- Up to 32-bit data bus (dynamic bus sizing for 8, 16, and 32 bits)
- Thirty-two address lines
- Memory controller (eight banks)
  - Contains complete dynamic RAM (DRAM) controller
  - Each bank can be a chip select or  $\overline{\text{RAS}}$  to support a DRAM bank
  - Up to 30 wait states programmable per memory bank
  - Glueless interface to DRAM, SIMMS, SRAM, EPROMs, Flash EPROMs, and other memory devices
  - DRAM controller programmable to support most size and speed memory interfaces
  - Four  $\overline{\text{CAS}}$  lines, four  $\overline{\text{WE}}$  lines, and one  $\overline{\text{OE}}$  line
  - Boot chip-select available at reset (options for 8-, 16-, or 32-bit memory)
  - Variable block sizes (32 Kbytes–256 Mbytes)
  - Selectable write protection
  - On-chip bus arbitration logic
- General-purpose timers
  - Four 16-bit timers or two 32-bit timers
  - Gate mode can enable/disable counting.
  - Interrupt can be masked on reference match and event capture
- Two fast Ethernet controllers (FEC)—Two 10/100 Mbps Ethernet/IEEE Std. 802.3™ CDMA/CS that interface through MII and/or RMII interfaces
- System integration unit (SIU)
  - Bus monitor
  - Software watchdog

- On-chip 16 × 16 multiply accumulate controller (MAC)
  - One operation per clock (two-clock latency, one-clock blockage)
  - MAC operates concurrently with other instructions
  - FIR loop—Four clocks per four multiplies
- Four baud rate generators
  - Independent (can be connected to any SCC or SMC)
  - Allow changes during operation
  - Autobaud support option
- Up to three serial communication controllers (SCCs) supporting the following protocols:
  - Serial ATM capability on SCCs
  - Optional UTOPIA port on SCC4
  - Ethernet/IEEE Std 802.3™ optional on the SCC(s) supporting full 10-Mbps operation
  - HDLC/SDLC
  - HDLC bus (implements an HDLC-based local area network (LAN))
  - Asynchronous HDLC to support point-to-point protocol (PPP)
  - AppleTalk
  - Universal asynchronous receiver transmitter (UART)
  - Synchronous UART
  - Serial infrared (IrDA)
  - Binary synchronous communication (BISYNC)
  - Totally transparent (bit streams)
  - Totally transparent (frame based with optional cyclic redundancy check (CRC))
- Up to two serial management channels (SMCs) supporting the following protocols:
  - UART (low-speed operation)
  - Transparent
  - General circuit interface (GCI) controller
  - Provide management for BRI devices as GCI controller in time-division multiplexed (TDM) channels
- Universal serial bus (USB)—Supports operation as a USB function endpoint, a USB host controller, or both for testing purposes (loop-back diagnostics)
  - USB 2.0 full-/low-speed compatible
  - The USB function mode has the following features:
    - Four independent endpoints support control, bulk, interrupt, and isochronous data transfers.
    - CRC16 generation and checking
    - CRC5 checking
    - NRZI encoding/decoding with bit stuffing
    - 12- or 1.5-Mbps data rate

### 3 Maximum Tolerated Ratings

This section provides the maximum tolerated voltage and temperature ranges for the MPC885/MPC880. Table 2 displays the maximum tolerated ratings, and Table 3 displays the operating temperatures.

**Table 2. Maximum Tolerated Ratings**


Rating	Symbol	Value	Unit
Supply voltage <sup>1</sup>	$V_{DDH}$	-0.3 to 4.0	V
	$V_{DDL}$	-0.3 to 2.0	V
	$V_{DDSYN}$	-0.3 to 2.0	V
	Difference between $V_{DDL}$ and $V_{DDSYN}$	<100	mV
Input voltage <sup>2</sup>	$V_{in}$	GND - 0.3 to $V_{DDH}$	V
Storage temperature range	$T_{stg}$	-55 to +150	°C

<sup>1</sup> The power supply of the device must start its ramp from 0.0 V.

<sup>2</sup> Functional operating conditions are provided with the DC electrical specifications in Table 6. Absolute maximum ratings are stress ratings only; functional operation at the maxima is not guaranteed. Stress beyond those listed may affect device reliability or cause permanent damage to the device. See Section 8, "Power Supply and Power Sequencing."

**Caution:** All inputs that tolerate 5 V cannot be more than 2.5 V greater than  $V_{DDH}$ . This restriction applies to power up and normal operation (that is, if the MPC885/MPC880 is unpowered, a voltage greater than 2.5 V must not be applied to its inputs).

Figure 3 shows the undershoot and overshoot voltages at the interfaces of the MPC885/MPC880.



**Note:**

1.  $t_{interface}$  refers to the clock period associated with the bus clock interface.

**Figure 3. Undershoot/Overshoot Voltage for  $V_{DDH}$  and  $V_{DDL}$**

Table 9. Bus Operation Timings (continued)

Num	Characteristic	33 MHz		40 MHz		66 MHz		80 MHz		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
B16b	$\overline{BB}$ , $\overline{BG}$ , $\overline{BR}$ , valid to CLKOUT (setup time) <sup>2</sup> (4MIN = 0.00 × B1 + 0.00)	4.00	—	4.00	—	4.00	—	4.00	—	ns
B17	CLKOUT to $\overline{TA}$ , $\overline{TEA}$ , $\overline{BI}$ , $\overline{BB}$ , $\overline{BG}$ , $\overline{BR}$ valid (hold time) (MIN = 0.00 × B1 + 1.00 <sup>3</sup> )	1.00	—	1.00	—	2.00	—	2.00	—	ns
B17a	CLKOUT to $\overline{KR}$ , $\overline{RETRY}$ , $\overline{CR}$ valid (hold time) (MIN = 0.00 × B1 + 2.00)	2.00	—	2.00	—	2.00	—	2.00	—	ns
B18	D(0:31) valid to CLKOUT rising edge (setup time) <sup>4</sup> (MIN = 0.00 × B1 + 6.00)	6.00	—	6.00	—	6.00	—	6.00	—	ns
B19	CLKOUT rising edge to D(0:31) valid (hold time) <sup>4</sup> (MIN = 0.00 × B1 + 1.00 <sup>5</sup> )	1.00	—	1.00	—	2.00	—	2.00	—	ns
B20	D(0:31) valid to CLKOUT falling edge (setup time) <sup>6</sup> (MIN = 0.00 × B1 + 4.00)	4.00	—	4.00	—	4.00	—	4.00	—	ns
B21	CLKOUT falling edge to D(0:31) valid (hold time) <sup>6</sup> (MIN = 0.00 × B1 + 2.00)	2.00	—	2.00	—	2.00	—	2.00	—	ns
B22	CLKOUT rising edge to $\overline{CS}$ asserted GPCM ACS = 00 (MAX = 0.25 × B1 + 6.3)	7.60	13.80	6.30	12.50	3.80	10.00	3.13	9.43	ns
B22a	CLKOUT falling edge to $\overline{CS}$ asserted GPCM ACS = 10, TRLX = [0 or 1] (MAX = 0.00 × B1 + 8.00)	—	8.00	—	8.00	—	8.00	—	8.00	ns
B22b	CLKOUT falling edge to $\overline{CS}$ asserted GPCM ACS = 11, TRLX = [0 or 1], EBDF = 0 (MAX = 0.25 × B1 + 6.3)	7.60	13.80	6.30	12.50	3.80	10.00	3.13	9.43	ns
B22c	CLKOUT falling edge to $\overline{CS}$ asserted GPCM ACS = 11, TRLX = [0 or 1], EBDF = 1 (MAX = 0.375 × B1 + 6.6)	10.90	18.00	10.90	16.00	5.20	12.30	4.69	10.93	ns
B23	CLKOUT rising edge to $\overline{CS}$ negated GPCM read access, GPCM write access ACS = 00 and CSNT = 0 (MAX = 0.00 × B1 + 8.00)	2.00	8.00	2.00	8.00	2.00	8.00	2.00	8.00	ns
B24	A(0:31) and BADDR(28:30) to $\overline{CS}$ asserted GPCM ACS = 10, TRLX = 0 (MIN = 0.25 × B1 – 2.00)	5.60	—	4.30	—	1.80	—	1.13	—	ns
B24a	A(0:31) and BADDR(28:30) to $\overline{CS}$ asserted GPCM ACS = 11 TRLX = 0 (MIN = 0.50 × B1 – 2.00)	13.20	—	10.50	—	5.60	—	4.25	—	ns
B25	CLKOUT rising edge to $\overline{OE}$ , $\overline{WE}$ (0:3) asserted (MAX = 0.00 × B1 + 9.00)	—	9.00	—	9.00	—	9.00	—	9.00	ns
B26	CLKOUT rising edge to $\overline{OE}$ negated (MAX = 0.00 × B1 + 9.00)	2.00	9.00	2.00	9.00	2.00	9.00	2.00	9.00	ns
B27	A(0:31) and BADDR(28:30) to $\overline{CS}$ asserted GPCM ACS = 10, TRLX = 1 (MIN = 1.25 × B1 – 2.00)	35.90	—	29.30	—	16.90	—	13.60	—	ns




Figure 14. External Bus Read Timing (GPCM Controlled—TRLX = 0, ACS = 10)




Figure 15. External Bus Read Timing (GPCM Controlled—TRLX = 0, ACS = 11)






Figure 18. External Bus Write Timing (GPCM Controlled—TRLX = 0, CSNT = 1)

Figure 21 provides the timing for the asynchronous asserted UPWAIT signal controlled by the UPM.



**Figure 21. Asynchronous UPWAIT Asserted Detection in UPM-Handled Cycles Timing**

Figure 22 provides the timing for the asynchronous negated UPWAIT signal controlled by the UPM.



**Figure 22. Asynchronous UPWAIT Negated Detection in UPM-Handled Cycles Timing**

## 12.5 Timer AC Electrical Specifications

Table 20 provides the general-purpose timer timings as shown in Figure 53.

Table 20. Timer Timing

Num	Characteristic	All Frequencies		Unit
		Min	Max	
61	TIN/TGATE rise and fall time	10	—	ns
62	TIN/TGATE low time	1	—	clk
63	TIN/TGATE high time	2	—	clk
64	TIN/TGATE cycle time	3	—	clk
65	CLKO low to TOUT valid	3	25	ns




Figure 53. CPM General-Purpose Timers Timing Diagram

## 12.6 Serial Interface AC Electrical Specifications

Table 21 provides the serial interface timings as shown in Figure 54 through Figure 58.

Table 21. SI Timing

Num	Characteristic	All Frequencies		Unit
		Min	Max	
70	L1RCLK, L1TCLK frequency (DSC = 0) <sup>1, 2</sup>	—	SYNCCLK/2.5	MHz
71	L1RCLK, L1TCLK width low (DSC = 0) <sup>2</sup>	P + 10	—	ns
71a	L1RCLK, L1TCLK width high (DSC = 0) <sup>3</sup>	P + 10	—	ns
72	L1TXD, L1ST(1-4), L1RQ, L1CLKO rise/fall time	—	15.00	ns
73	L1RSYNC, L1TSYNC valid to L1CLK edge (SYNC setup time)	20.00	—	ns
74	L1CLK edge to L1RSYNC, L1TSYNC, invalid (SYNC hold time)	35.00	—	ns
75	L1RSYNC, L1TSYNC rise/fall time	—	15.00	ns




Figure 56. SI Transmit Timing Diagram (DSC = 0)




Figure 57. SI Transmit Timing with Double Speed Clocking (DSC = 1)





Figure 58. IDL Timing



**Notes:**

1. Transmit clock invert (TCI) bit in GSMR is set.
2. If RENA is negated before TENA or RENA is not asserted at all during transmit, then the CSL bit is set in the buffer descriptor at the end of the frame transmission.

**Figure 64. Ethernet Transmit Timing Diagram**

## 12.9 SMC Transparent AC Electrical Specifications

Table 25 provides the SMC transparent timings as shown in Figure 65.

**Table 25. SMC Transparent Timing**

Num	Characteristic	All Frequencies		Unit
		Min	Max	
150	SMCLK clock period <sup>1</sup>	100	—	ns
151	SMCLK width low	50	—	ns
151A	SMCLK width high	50	—	ns
152	SMCLK rise/fall time	—	15	ns
153	SMTXD active delay (from SMCLK falling edge)	10	50	ns
154	SMRXD/SMSYNC setup time	20	—	ns
155	RXD1/SMSYNC hold time	5	—	ns

<sup>1</sup> SyncCLK must be at least twice as fast as SMCLK.




Figure 66. SPI Master (CP = 0) Timing Diagram




Figure 67. SPI Master (CP = 1) Timing Diagram

## 12.11 SPI Slave AC Electrical Specifications

Table 27 provides the SPI slave timings as shown in Figure 68 and Figure 69.

Table 27. SPI Slave Timing

Num	Characteristic	All Frequencies		Unit
		Min	Max	
170	Slave cycle time	2	—	$t_{cyc}$
171	Slave enable lead time	15	—	ns
172	Slave enable lag time	15	—	ns
173	Slave clock (SPICLK) high or low time	1	—	$t_{cyc}$
174	Slave sequential transfer delay (does not require deselect)	1	—	$t_{cyc}$
175	Slave data setup time (inputs)	20	—	ns
176	Slave data hold time (inputs)	20	—	ns
177	Slave access time	—	50	ns




Figure 68. SPI Slave (CP = 0) Timing Diagram

## 14 USB Electrical Characteristics

This section provides the AC timings for the USB interface.

### 14.1 USB Interface AC Timing Specifications

The USB Port uses the transmit clock on SCC1. [Table 33](#) lists the USB interface timings.

**Table 33. USB Interface AC Timing Specifications**

Name	Characteristic	All Frequencies		Unit
		Min	Max	
US1	USBCLK frequency of operation <sup>1</sup>			
	Low speed	6		MHz
	Full speed	48		MHz
US4	USBCLK duty cycle (measured at 1.5 V)	45	55	%

<sup>1</sup> USBCLK accuracy should be  $\pm 500$  ppm or better. USBCLK may be stopped to conserve power.

## 15 FEC Electrical Characteristics

This section provides the AC electrical specifications for the fast Ethernet controller (FEC). Note that the timing specifications for the MII signals are independent of system clock frequency (part speed designation). Also, MII signals use TTL signal levels compatible with devices operating at either 5.0 or 3.3 V.

### 15.1 MII and Reduced MII Receive Signal Timing

The receiver functions correctly up to a MII\_RX\_CLK maximum frequency of 25 MHz + 1%. The reduced MII (RMII) receiver functions correctly up to a RMII\_REFCLK maximum frequency of 50 MHz + 1%. There is no minimum frequency requirement. In addition, the processor clock frequency must exceed the MII\_RX\_CLK frequency – 1%.

[Table 34](#) provides information on the MII and RMII receive signal timing.

**Table 34. MII Receive Signal Timing**

Num	Characteristic	Min	Max	Unit
M1	MII_RXD[3:0], MII_RX_DV, MII_RX_ERR to MII_RX_CLK setup	5	—	ns
M2	MII_RX_CLK to MII_RXD[3:0], MII_RX_DV, MII_RX_ER hold	5	—	ns
M3	MII_RX_CLK pulse width high	35%	65%	MII_RX_CLK period
M4	MII_RX_CLK pulse width low	35%	65%	MII_RX_CLK period
M1_RMII	RMII_RXD[1:0], RMII_CRD_DV, RMII_RX_ERR to RMII_REFCLK setup	4	—	ns
M2_RMII	RMII_REFCLK to RMII_RXD[1:0], RMII_CRD_DV, RMII_RX_ERR hold	2	—	ns

## 16 Mechanical Data and Ordering Information

Table 38 identifies the available packages and operating frequencies for the MPC885/MPC880 derivative devices.

**Table 38. Available MPC885/MPC880 Packages/Frequencies**

Package Type	Temperature (Tj)	Frequency (MHz)	Order Number
Plastic ball grid array ZP suffix — Leaded VR suffix — Lead-Free are available as needed	0°C to 95°C	66	KMPC885ZP66 KMPC880ZP66 MPC885ZP66 MPC880ZP66
		80	KMPC885ZP80 KMPC880ZP80 MPC885ZP80 MPC880ZP80
		133	KMPC885ZP133 KMPC880ZP133 MPC885ZP133 MPC880ZP133
Plastic ball grid array CZP suffix — Leaded CVR suffix — Lead-Free are available as needed	-40°C to 100°C	66	KMPC885CZP66 KMPC880CZP66 MPC885CZP66 MPC880CZP66
		133	KMPC885CZP133 KMPC880CZP133 MPC885CZP133 MPC880CZP133



Table 39. Pin Assignments (continued)

Name	Pin Number	Type
$\overline{WE0}$ , $\overline{BS\_B0}$ , $\overline{IORD}$	B18	Output
$\overline{WE1}$ , $\overline{BS\_B1}$ , $\overline{IOWR}$	E16	Output
$\overline{WE2}$ , $\overline{BS\_B2}$ , $\overline{PCOE}$	C17	Output
$\overline{WE3}$ , $\overline{BS\_B3}$ , $\overline{PCWE}$	B19	Output
$\overline{BS\_A[0:3]}$	D17, C18, C19, F16	Output
$\overline{GPL\_A0}$ , $\overline{GPL\_B0}$	B17	Output
$\overline{OE}$ , $\overline{GPL\_A1}$ , $\overline{GPL\_B1}$	A18	Output
$\overline{GPL\_A[2:3]}$ , $\overline{GPL\_B[2:3]}$ , $\overline{CS[2:3]}$	D16, A17	Output
UPWAITA, $\overline{GPL\_A4}$	B13	Bidirectional
UPWAITB, $\overline{GPL\_B4}$	A14	Bidirectional
$\overline{GPL\_A5}$	C13	Output
$\overline{PORESET}$	B3	Input
$\overline{RSTCONF}$	D4	Input
$\overline{HRESET}$	B4	Open-drain
$\overline{SRESET}$	A3	Open-drain
XTAL	A4	Analog output
EXTAL	D5	Analog input (3.3 V only)
CLKOUT	G4	Output
EXTCLK	A5	Input (3.3 V only)
TEXP	C4	Output
ALE_A	B7	Output
$\overline{CE1\_A}$	B15	Output
$\overline{CE2\_A}$	C15	Output
$\overline{WAIT\_A}$ , SOC_Split <sup>1</sup>	A2	Input
$\overline{WAIT\_B}$	C3	Input
IP_A0, UTPB_Split0 <sup>1</sup>	B1	Input
IP_A1, UTPB_Split1 <sup>1</sup>	C1	Input
IP_A2, $\overline{IOIS16\_A}$ , UTPB_Split2 <sup>1</sup>	F4	Input
IP_A3, UTPB_Split3 <sup>1</sup>	E3	Input
IP_A4, UTPB_Split4 <sup>1</sup>	D2	Input
IP_A5, UTPB_Split5 <sup>1</sup>	D1	Input
IP_A6, UTPB_Split6 <sup>1</sup>	E2	Input
IP_A7, UTPB_Split7 <sup>1</sup>	D3	Input

Table 39. Pin Assignments (continued)

Name	Pin Number	Type
ALE_B, DSCK/AT1	D8	Bidirectional Three-state
IP_B[0:1], IWP[0:1], VFLS[0:1]	A9, D9	Bidirectional
IP_B2, $\overline{\text{IOIS16\_B}}$ , AT2	C8	Bidirectional Three-state
IP_B3, IWP2, VF2	C9	Bidirectional
IP_B4, LWP0, VF0	B9	Bidirectional
IP_B5, LWP1, VF1	A10	Bidirectional
IP_B6, DSDI, AT0	A8	Bidirectional Three-state
IP_B7, $\overline{\text{PTR}}$ , AT3	B8	Bidirectional Three-state
OP0, UtpClk_Split <sup>1</sup>	B6	Bidirectional
OP1	C6	Output
OP2, MODCK1, $\overline{\text{STS}}$	D6	Bidirectional
OP3, MODCK2, DSDO	A6	Bidirectional
BADDR30, $\overline{\text{REG}}$	A7	Output
BADDR[28:29]	C5, B5	Output
$\overline{\text{AS}}$	D7	Input
PA15, USBRXD	N16	Bidirectional
PA14, $\overline{\text{USBOE}}$	P17	Bidirectional (Optional: open-drain)
PA13, RXD2	W11	Bidirectional
PA12, TXD2	P16	Bidirectional (Optional: open-drain)
PA11, RXD4, MII1-TXD0, RMII1-TXD0	W9	Bidirectional (Optional: open-drain)
PA10, MII1-TXER, TIN4, CLK7	W17	Bidirectional (Optional: open-drain)
PA9, L1TXDA, RXD3	T15	Bidirectional (Optional: open-drain)
PA8, L1RXDA, TXD3	W15	Bidirectional (Optional: open-drain)
PA7, CLK1, L1RCLKA, BRGO1, TIN1	V14	Bidirectional
PA6, CLK2, $\overline{\text{TOUT1}}$	U13	Bidirectional
PA5, CLK3, L1TCLKA, BRGO2, TIN2	W13	Bidirectional

Table 39. Pin Assignments (continued)

Name	Pin Number	Type
PB17, L1ST3, BRG02, RXADDR1 <sup>1</sup> , TXADDR1, PHREQ[1]	W12	Bidirectional (Optional: open-drain)
PB16, L1RQa, L1ST4, RTS4, RXADDR0 <sup>1</sup> , TXADDR0, PHREQ[0]	V11	Bidirectional (Optional: open-drain)
PB15, TXCLAV, BRG03, RXCLAV	U10	Bidirectional
PB14RXADDR2 <sup>1</sup> , TXADDR2	U18	Bidirectional
PC15, DREQ0, RTS3, L1ST1, TXCLAV, RXCLAV	R19	Bidirectional
PC14, DREQ1, RTS2, L1ST2	R18	Bidirectional
PC13, MII1-TXD3, SDACK1	V10	Bidirectional
PC12, MII1-TXD2, TOUT1	T18	Bidirectional
PC11, USBRXP	V16	Bidirectional
PC10, USBRXN, TGATE1	U15	Bidirectional
PC9, CTS2	T14	Bidirectional
PC8, CD2, TGATE2	W14	Bidirectional
PC7, CTS4, L1TSYNCB, USBTXP	V12	Bidirectional
PC6, CD4, L1RSYNCB, USBTXN	U11	Bidirectional
PC5, CTS3, L1TSYNCA, SDACK2	T10	Bidirectional
PC4, CD3, L1RSYNCA	W10	Bidirectional
PD15, L1TSYNCA, UTPB0	U8	Bidirectional
PD14, L1RSYNCA, UTPB1	U7	Bidirectional
PD13, L1TSYNCB, UTPB2	U6	Bidirectional
PD12, L1RSYNCB, UTPB3	U5	Bidirectional
PD11, RXD3, RXENB	R2	Bidirectional
PD10, TXD3, TXENB	T2	Bidirectional
PD9, TXD4, UTPCLK	U2	Bidirectional
PD8, RXD4, MII-MDC, RMII-MDC	R3	Bidirectional
PD7, RTS3, UTPB4	W3	Bidirectional
PD6, RTS4, UTPB5	W5	Bidirectional