



Welcome to **E-XFL.COM**

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of Embedded - Microprocessors

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details	
Product Status	Active
Core Processor	MPC8xx
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	80MHz
Co-Processors/DSP	Communications; CPM
RAM Controllers	DRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10Mbps (2), 10/100Mbps (2)
SATA	-
USB	USB 2.0 (1)
Voltage - I/O	3.3V
Operating Temperature	0°C ~ 95°C (TA)
Security Features	Cryptography
Package / Case	357-BBGA
Supplier Device Package	357-PBGA (25x25)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mpc880zp80

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Overview

1 Overview

The MPC885/MPC880 is a versatile single-chip integrated microprocessor and peripheral combination that can be used in a variety of controller applications and communications and networking systems. The MPC885/MPC880 provides enhanced ATM functionality, an additional fast Ethernet controller, a USB, and an encryption block.

Table 1 shows the functionality supported by MPC885/MPC880.

Cache (Kbytes) **Ethernet** Security SCC SMC **USB Part** ATM Support **Engine** D Cache 10BaseT I Cache 10/100 2 **MPC885** 8 8 Up to 3 2 3 1 Serial ATM and Yes **UTOPIA** interface **MPC880** Up to 2 8 8 2 2 2 1 Serial ATM and No UTOPIA interface

Table 1. MPC885 Family

2 Features

The MPC885/MPC880 is comprised of three modules that each use the 32-bit internal bus: a MPC8xx core, a system integration unit (SIU), and a communications processor module (CPM).

The following list summarizes the key MPC885/MPC880 features:

- Embedded MPC8xx core up to 133 MHz
- Maximum frequency operation of the external bus is 80 MHz (in 1:1 mode)
 - The 133-MHz core frequency supports 2:1 mode only.
 - The 66-/80-MHz core frequencies support both the 1:1 and 2:1 modes.
- Single-issue, 32-bit core (compatible with the Power Architecture definition) with thirty-two 32-bit general-purpose registers (GPRs)
 - The core performs branch prediction with conditional prefetch and without conditional execution.
 - 8-Kbyte data cache and 8-Kbyte instruction cache (see Table 1)
 - Instruction cache is two-way, set-associative with 256 sets in 2 blocks
 - Data cache is two-way, set-associative with 256 sets
 - Cache coherency for both instruction and data caches is maintained on 128-bit (4-word) cache blocks.
 - Caches are physically addressed, implement a least recently used (LRU) replacement algorithm, and are lockable on a cache block basis.
 - MMUs with 32-entry TLB, fully associative instruction and data TLBs
 - MMUs support multiple page sizes of 4, 16, and 512 Kbytes, and 8 Mbytes; 16 virtual address spaces and 16 protection groups
 - Advanced on-chip emulation debug mode



- Provides enhanced ATM functionality found on the MPC862 and MPC866 families and includes the following:
 - Improved operation, administration and maintenance (OAM) support
 - OAM performance monitoring (PM) support
 - Multiple APC priority levels available to support a range of traffic pace requirements
 - Port-to-port switching capability without the need for RAM-based microcode
 - Simultaneous MII (100BaseT) and UTOPIA (half- or full -duplex) capability
 - Optional statistical cell counters per PHY
 - UTOPIA L2-compliant interface with added FIFO buffering to reduce the total cell transmission time and multi-PHY support. (The earlier UTOPIA L1 specification is also supported.)
 - Parameter RAM for both SPI and I²C can be relocated without RAM-based microcode
 - Supports full-duplex UTOPIA master (ATM side) and slave (PHY side) operations using a split bus
 - AAL2/VBR functionality is ROM-resident
- Up to 32-bit data bus (dynamic bus sizing for 8, 16, and 32 bits)
- Thirty-two address lines
- Memory controller (eight banks)
 - Contains complete dynamic RAM (DRAM) controller
 - Each bank can be a chip select or \overline{RAS} to support a DRAM bank
 - Up to 30 wait states programmable per memory bank
 - Glueless interface to DRAM, SIMMS, SRAM, EPROMs, Flash EPROMs, and other memory devices
 - DRAM controller programmable to support most size and speed memory interfaces
 - Four \overline{CAS} lines, four \overline{WE} lines, and one \overline{OE} line
 - Boot chip-select available at reset (options for 8-, 16-, or 32-bit memory)
 - Variable block sizes (32 Kbytes–256 Mbytes)
 - Selectable write protection
 - On-chip bus arbitration logic
- General-purpose timers
 - Four 16-bit timers or two 32-bit timers
 - Gate mode can enable/disable counting.
 - Interrupt can be masked on reference match and event capture
- Two fast Ethernet controllers (FEC)—Two 10/100 Mbps Ethernet/IEEE Std. 802.3TM CDMA/CS that interface through MII and/or RMII interfaces
- System integration unit (SIU)
 - Bus monitor
 - Software watchdog



Features

- Periodic interrupt timer (PIT)
- Clock synthesizer
- Decrementer and time base
- Reset controller
- IEEE Std 1149.1TM test access port (JTAG)
- Security engine is optimized to handle all the algorithms associated with IPsec, SSL/TLS, SRTP, IEEE Std 802.11iTM, and iSCSI processing. Available on the MPC885, the security engine contains a crypto-channel, a controller, and a set of crypto hardware accelerators (CHAs). The CHAs are:
 - Data encryption standard execution unit (DEU)
 - DES, 3DES
 - Two key (K1, K2, K1) or three key (K1, K2, K3)
 - ECB and CBC modes for both DES and 3DES
 - Advanced encryption standard unit (AESU)
 - Implements the Rijndael symmetric key cipher
 - ECB, CBC, and counter modes
 - 128-, 192-, and 256- bit key lengths
 - Message digest execution unit (MDEU)
 - SHA with 160- or 256-bit message digest
 - MD5 with 128-bit message digest
 - HMAC with either algorithm
 - Crypto-channel supporting multi-command descriptor chains
 - Integrated controller managing internal resources and bus mastering
 - Buffer size of 256 bytes for the DEU, AESU, and MDEU, with flow control for large data sizes

Interrupts

- Six external interrupt request (IRQ) lines
- 12 port pins with interrupt capability
- 23 internal interrupt sources
- Programmable priority between SCCs
- Programmable highest priority request
- Communications processor module (CPM)
 - RISC controller
 - Communication-specific commands (for example, GRACEFUL STOP TRANSMIT, ENTER HUNT MODE, and RESTART TRANSMIT)
 - Supports continuous mode transmission and reception on all serial channels
 - 8-Kbytes of dual-port RAM
 - Several serial DMA (SDMA) channels to support the CPM
 - Three parallel I/O registers with open-drain capability



5 Power Dissipation

Table 5 provides information on power dissipation. The modes are 1:1, where CPU and bus speeds are equal, and 2:1, where CPU frequency is twice bus speed.

Table 5. Power Dissipation (PD)

Die Revision	Bus Mode	CPU Frequency	Typical ¹	Maximum ²	Unit
0	1:1	66 MHz	310	390	mW
		80 MHz	350	430	mW
	2:1	133 MHz	430	495	mW

¹ Typical power dissipation at $V_{DDL} = V_{DDSYN} = 1.8 \text{ V}$, and V_{DDH} is at 3.3 V.

NOTE

The values in Table 5 represent V_{DDL} -based power dissipation and do not include I/O power dissipation over V_{DDH} . I/O power dissipation varies widely by application due to buffer current, depending on external circuitry.

The V_{DDSYN} power dissipation is negligible.

6 DC Characteristics

Table 6 provides the DC electrical characteristics for the MPC885/MPC880.

Table 6. DC Electrical Specifications

Characteristic	Symbol	Min	Max	Unit
Operating voltage	V _{DDL} (core)	1.7	1.9	V
	V _{DDH} (I/O)	3.135	3.465	V
	V _{DDSYN} 1	1.7	1.9	V
	Difference between V _{DDL} and V _{DDSYN}	_	100	mV
Input high voltage (all inputs except EXTAL and EXTCLK) ²	V _{IH}	2.0	3.465	V
Input low voltage ³	V _{IL}	GND	0.8	V
EXTAL, EXTCLK input high voltage	V _{IHC}	0.7*(V _{DDH})	V _{DDH}	V
Input leakage current, Vin = 5.5 V (except TMS, \overline{TRST} , DSCK and DSDI pins) for 5-V tolerant pins 2	I _{in}	_	100	μА
Input leakage current, $V_{in} = V_{DDH}$ (except TMS, \overline{TRST} , DSCK, and DSDI)	I _{In}	_	10	μΑ
Input leakage current, $V_{in} = 0 \text{ V}$ (except TMS, \overline{TRST} , DSCK and DSDI pins)	I _{In}	_	10	μΑ
Input capacitance ⁴	C _{in}	_	20	pF

² Maximum power dissipation at $V_{DDL} = V_{DDSYN} = 1.9 \text{ V}$, and V_{DDH} is at 3.5 V.






Figure 5. Example Voltage Sequencing Circuit

9 Layout Practices

Each V_{DD} pin on the MPC885/MPC880 should be provided with a low-impedance path to the board's supply. Each GND pin should likewise be provided with a low-impedance path to ground. The power supply pins drive distinct groups of logic on chip. The V_{DD} power supply should be bypassed to ground using at least four 0.1 μ F by-pass capacitors located as close as possible to the four sides of the package. Each board designed should be characterized and additional appropriate decoupling capacitors should be used if required. The capacitor leads and associated printed-circuit traces connecting to chip V_{DD} and GND should be kept to less than half an inch per capacitor lead. At a minimum, a four-layer board employing two inner layers as V_{DD} and GND planes should be used.

All output pins on the MPC885/MPC880 have fast rise and fall times. Printed-circuit (PC) trace interconnection length should be minimized in order to minimize undershoot and reflections caused by these fast output switching times. This recommendation particularly applies to the address and data buses. Maximum PC trace lengths of six inches are recommended. Capacitance calculations should consider all device loads as well as parasitic capacitances due to the PC traces. Attention to proper PCB layout and bypassing becomes especially critical in systems with higher capacitive loads because these loads create higher transient currents in the V_{DD} and GND circuits. Pull up all unused inputs or signals that will be inputs during reset. Special care should be taken to minimize the noise levels on the PLL supply pins. For more information, please refer to the MPC885 PowerQUICCTM Family Reference Manual, Section 14.4.3, "Clock Synthesizer Power (V_{DDSYN}, V_{SSSYN}, V_{SSSYN})."

10 Bus Signal Timing

The maximum bus speed supported by the MPC885/MPC880 is 80 MHz. Higher-speed parts must be operated in half-speed bus mode (for example, an MPC885/MPC880 used at 133 MHz must be configured for a 66 MHz bus). Table 7 shows the frequency ranges for standard part frequencies in 1:1 bus mode, and Table 8 shows the frequency ranges for standard part frequencies in 2:1 bus mode.



Bus Signal Timing

Table 9. Bus Operation Timings (continued)

Num	Characteristic	33	ИНz	40 I	ИНz	66 I	MHz	80 I	MHz	Unit
Num	Characteristic	Min	Max	Min	Max	Min	Max	Min	Max	Unit
B5	CLKOUT fall time	_	4.00	_	4.00	_	4.00	_	4.00	ns
B7	CLKOUT to A(0:31), BADDR(28:30), RD/WR, BURST, D(0:31) output hold (MIN = 0.25 × B1)	7.60	_	6.30	_	3.80	_	3.13	_	ns
В7а	CLKOUT to TSIZ(0:1), $\overline{\text{REG}}$, $\overline{\text{RSV}}$, $\overline{\text{BDIP}}$, PTR output hold (MIN = 0.25 × B1)	7.60	_	6.30	_	3.80	_	3.13	_	ns
B7b	CLKOUT to \overline{BR} , \overline{BG} , FRZ, VFLS(0:1), VF(0:2) IWP(0:2), LWP(0:1), \overline{STS} output hold (MIN = 0.25 \times B1)	7.60	_	6.30		3.80	_	3.13	_	ns
B8	CLKOUT to A(0:31), BADDR(28:30) RD/WR, BURST, D(0:31) valid (MAX = 0.25 × B1 + 6.3)	_	13.80	_	12.50	_	10.00	_	9.43	ns
B8a	CLKOUT to TSIZ(0:1), $\overline{\text{REG}}$, $\overline{\text{RSV}}$, AT(0:3) $\overline{\text{BDIP}}$, PTR valid (MAX = 0.25 \times B1 + 6.3)	_	13.80	_	12.50		10.00	_	9.43	ns
B8b	CLKOUT to \overline{BR} , \overline{BG} , VFLS(0:1), VF(0:2), IWP(0:2), FRZ, LWP(0:1), \overline{STS} valid 4 (MAX = 0.25 × B1 + 6.3)	_	13.80	_	12.50	_	10.00	_	9.43	ns
В9	CLKOUT to A(0:31), BADDR(28:30), RD/WR, BURST, D(0:31), TSIZ(0:1), REG, RSV, AT(0:3), PTR High-Z (MAX = 0.25 × B1 + 6.3)	7.60	13.80	6.30	12.50	3.80	10.00	3.13	9.43	ns
B11	CLKOUT to TS, BB assertion (MAX = 0.25 × B1 + 6.0)	7.60	13.60	6.30	12.30	3.80	9.80	3.13	9.13	ns
B11a	CLKOUT to $\overline{\text{TA}}$, $\overline{\text{BI}}$ assertion (when driven by the memory controller or PCMCIA interface) (MAX = $0.00 \times \text{B1} + 9.30^{1}$)	2.50	9.30	2.50	9.30	2.50	9.30	2.50	9.30	ns
B12	CLKOUT to TS, BB negation (MAX = 0.25 × B1 + 4.8)	7.60	12.30	6.30	11.00	3.80	8.50	3.13	7.92	ns
B12a	CLKOUT to $\overline{\text{TA}}$, $\overline{\text{BI}}$ negation (when driven by the memory controller or PCMCIA interface) (MAX = $0.00 \times \text{B1} + 9.00$)	2.50	9.00	2.50	9.00	2.50	9.00	2.5	9.00	ns
B13	CLKOUT to $\overline{\text{TS}}$, $\overline{\text{BB}}$ High-Z (MIN = $0.25 \times \text{B1}$)	7.60	21.60	6.30	20.30	3.80	14.00	3.13	12.93	ns
B13a	CLKOUT to $\overline{\text{TA}}$, $\overline{\text{BI}}$ High-Z (when driven by the memory controller or PCMCIA interface) (MIN = $0.00 \times \text{B1} + 2.5$)	2.50	15.00	2.50	15.00	2.50	15.00	2.5	15.00	ns
B14	CLKOUT to TEA assertion (MAX = 0.00 × B1 + 9.00)	2.50	9.00	2.50	9.00	2.50	9.00	2.50	9.00	ns
B15	CLKOUT to $\overline{\text{TEA}}$ High-Z (MIN = $0.00 \times \text{B1} + 2.50$)	2.50	15.00	2.50	15.00	2.50	15.00	2.50	15.00	ns
B16	$\overline{\text{TA}}$, $\overline{\text{BI}}$ valid to CLKOUT (setup time) (MIN = 0.00 × B1 + 6.00)	6.00	_	6.00	_	6.00	_	6	_	ns
B16a	TEA, KR, RETRY, CR valid to CLKOUT (setup time) (MIN = 0.00 × B1 + 4.5)	4.50	_	4.50	_	4.50	_	4.50	_	ns



Table 9. Bus Operation Timings (continued)

Num	Characteristic	33 I	ИНz	40 MHz		66 MHz		80 MHz		Unit
Nulli	Characteristic	Min	Max	Min	Max	Min	Max	Min	Max	Unit
B36	A(0:31), BADDR(28:30), and D(0:31) to $\overline{\text{GPL}}$ valid, as requested by control bit GxT4 in the corresponding word in the UPM (MIN = 0.25 \times B1 $-$ 2.00)	5.60	_	4.30	_	1.80	_	1.13	_	ns
B37	UPWAIT valid to CLKOUT falling edge 9 (MIN = $0.00 \times B1 + 6.00$)	6.00	_	6.00		6.00	_	6.00	_	ns
B38	CLKOUT falling edge to UPWAIT valid 9 (MIN = $0.00 \times B1 + 1.00$)	1.00	_	1.00		1.00	_	1.00	_	ns
B39	$\overline{\text{AS}}$ valid to CLKOUT rising edge ¹⁰ (MIN = $0.00 \times \text{B1} + 7.00$)	7.00	_	7.00	_	7.00	_	7.00	_	ns
B40	A(0:31), TSIZ(0:1), RD/WR, BURST, valid to CLKOUT rising edge (MIN = 0.00 × B1 + 7.00)	7.00	_	7.00	_	7.00	_	7.00	_	ns
B41	TS valid to CLKOUT rising edge (setup time) (MIN = 0.00 × B1 + 7.00)	7.00	_	7.00		7.00	_	7.00	_	ns
B42	CLKOUT rising edge to $\overline{\text{TS}}$ valid (hold time) (MIN = $0.00 \times \text{B1} + 2.00$)	2.00	_	2.00	_	2.00	_	2.00	_	ns
B43	AS negation to memory controller signals negation (MAX = TBD)	_	TBD	_	TBD		TBD	_	TBD	ns

¹ For part speeds above 50 MHz, use 9.80 ns for B11a.

² The timing required for BR input is relevant when the MPC885/MPC880 is selected to work with the internal bus arbiter. The timing for BG input is relevant when the MPC885/MPC880 is selected to work with the external bus arbiter.

³ For part speeds above 50 MHz, use 2 ns for B17.

⁴ The D(0:31) input timings B18 and B19 refer to the rising edge of the CLKOUT in which the TA input signal is asserted.

⁵ For part speeds above 50 MHz, use 2 ns for B19.

The D(0:31) input timings B20 and B21 refer to the falling edge of the CLKOUT. This timing is valid only for read accesses controlled by chip-selects under control of the user-programmable machine (UPM) in the memory controller, for data beats where DLT3 = 1 in the RAM words. (This is only the case where data is latched on the falling edge of CLKOUT.)

 $^{^{7}\,}$ This formula applies to bus operation up to 50 MHz.

⁸ The timing B30 refers to \overline{CS} when ACS = 00 and to \overline{CS} and \overline{WE} (0:3) when CSNT = 0.


The signal UPWAIT is considered asynchronous to the CLKOUT and synchronized internally. The timings specified in B37 and B38 are specified to enable the freeze of the UPM output signals as described in Figure 21.

¹⁰ The $\overline{\text{AS}}$ signal is considered asynchronous to the CLKOUT. The timing B39 is specified in order to allow the behavior specified in Figure 24.



Bus Signal Timing

Figure 6 provides the control timing diagram.



- (A) Maximum output delay specification.
- $\left(\ \mathsf{B} \ \right)$ Minimum output hold time.
- (C) Minimum input setup time specification.
- D Minimum input hold time specification.

Figure 6. Control Timing

Figure 7 provides the timing for the external clock.




Figure 7. External Clock Timing

MPC885/MPC880 PowerQUICC Hardware Specifications, Rev. 7



Table 13 shows the debug port timing for the MPC885/MPC880.

Table 13. Debug Port Timing

Num	Characteristic	All Frequer	Unit	
Num	Gilalacteristic	Min	Max	Offic
D61	DSCK cycle time	3 × T _{CLOCKOUT}	_	_
D62	DSCK clock pulse width	1.25 × T _{CLOCKOUT}	_	_
D63	DSCK rise and fall times	0.00	3.00	ns
D64	DSDI input data setup time	8.00	_	ns
D65	DSDI data hold time	5.00	_	ns
D66	DSCK low to DSDO data valid	0.00	15.00	ns
D67	DSCK low to DSDO invalid	0.00	2.00	ns

Figure 33 provides the input timing for the debug port clock.





Figure 33. Debug Port Clock Input Timing

Figure 34 provides the timing for the debug port.



MPC885/MPC880 PowerQUICC Hardware Specifications, Rev. 7



11 IEEE 1149.1 Electrical Specifications

Table 15 provides the JTAG timings for the MPC885/MPC880 shown in Figure 38 through Figure 41.

Table 15. JTAG Timing

Num	Characteristic	All Freq	uencies	Unit
Num		Min	Max	Unit
J82	TCK cycle time	100.00	_	ns
J83	TCK clock pulse width measured at 1.5 V	40.00	_	ns
J84	TCK rise and fall times	0.00	10.00	ns
J85	TMS, TDI data setup time	5.00	_	ns
J86	TMS, TDI data hold time	25.00	_	ns
J87	TCK low to TDO data valid	_	27.00	ns
J88	TCK low to TDO data invalid	0.00	_	ns
J89	TCK low to TDO high impedance	_	20.00	ns
J90	TRST assert time	100.00	_	ns
J91	TRST setup time to TCK low	40.00	_	ns
J92	TCK falling edge to output valid	_	50.00	ns
J93	TCK falling edge to output valid out of high impedance	_	50.00	ns
J94	TCK falling edge to output high impedance	_	50.00	ns
J95	Boundary scan input valid to TCK rising edge	50.00	_	ns
J96	TCK rising edge to boundary scan input invalid	50.00	_	ns




Figure 38. JTAG Test Clock Input Timing






Figure 39. JTAG Test Access Port Timing Diagram




Figure 40. JTAG TRST Timing Diagram




Figure 41. Boundary Scan (JTAG) Timing Diagram



CPM Electrical Characteristics




Figure 49. SDACK Timing Diagram—Peripheral Write, Externally-Generated TA




Figure 50. SDACK Timing Diagram—Peripheral Write, Internally-Generated TA



12.5 Timer AC Electrical Specifications

Table 20 provides the general-purpose timer timings as shown in Figure 53.

Table 20. Timer Timing

Num	Characteristic	All Freq	Unit	
		Min	Max	
61	TIN/TGATE rise and fall time	10	_	ns
62	TIN/TGATE low time	1	_	clk
63	TIN/TGATE high time	2	_	clk
64	TIN/TGATE cycle time	3	_	clk
65	CLKO low to TOUT valid	3	25	ns




Figure 53. CPM General-Purpose Timers Timing Diagram

12.6 Serial Interface AC Electrical Specifications

Table 21 provides the serial interface timings as shown in Figure 54 through Figure 58.

Table 21. SI Timing

Num	Characteristic	All Fre	Unit	
Nulli	Characteristic	Min	Max	Ollit
70	L1RCLK, L1TCLK frequency (DSC = 0) ^{1, 2}	_	SYNCCLK/2.5	MHz
71	L1RCLK, L1TCLK width low (DSC = 0) ²	P + 10	_	ns
71a	L1RCLK, L1TCLK width high (DSC = 0) ³	P + 10	_	ns
72	L1TXD, L1ST(1-4), L1RQ, L1CLKO rise/fall time	_	15.00	ns
73	L1RSYNC, L1TSYNC valid to L1CLK edge (SYNC setup time)	20.00	_	ns
74	L1CLK edge to L1RSYNC, L1TSYNC, invalid (SYNC hold time)	35.00	_	ns
75	L1RSYNC, L1TSYNC rise/fall time	_	15.00	ns



CPM Electrical Characteristics




Figure 56. SI Transmit Timing Diagram (DSC = 0)






Figure 58. IDL Timing

MPC885/MPC880 PowerQUICC Hardware Specifications, Rev. 7



SCC in NMSI Mode Electrical Specifications 12.7

Table 22 provides the NMSI external clock timing.

Table 22. NMSI External Clock Timing

Num	Characteristic	All Frequ	All Frequencies			
Nulli	Characteristic	Min	Max	Unit		
100	RCLK1 and TCLK1 width high ¹	1/SYNCCLK	_	ns		
101	RCLK1 and TCLK1 width low	1/SYNCCLK + 5	_	ns		
102	RCLK1 and TCLK1 rise/fall time	_	15.00	ns		
103	TXD1 active delay (from TCLK1 falling edge)	0.00	50.00	ns		
104	RTS1 active/inactive delay (from TCLK1 falling edge)	0.00	50.00	ns		
105	CTS1 setup time to TCLK1 rising edge	5.00	_	ns		
106	RXD1 setup time to RCLK1 rising edge	5.00	_	ns		
107	RXD1 hold time from RCLK1 rising edge ²	5.00	_	ns		
108	CD1 setup time to RCLK1 rising edge	5.00	_	ns		

Table 23 provides the NMSI internal clock timing.

Table 23. NMSI Internal Clock Timing

Num	Characteristic	All Fre	Unit	
Nulli	Characteristic	Min	Max	Offic
100	RCLK1 and TCLK1 frequency ¹	0.00	SYNCCLK/3	MHz
102	RCLK1 and TCLK1 rise/fall time	_	_	ns
103	TXD1 active delay (from TCLK1 falling edge)	0.00	30.00	ns
104	RTS1 active/inactive delay (from TCLK1 falling edge)	0.00	30.00	ns
105	CTS1 setup time to TCLK1 rising edge	40.00	_	ns
106	RXD1 setup time to RCLK1 rising edge	40.00	_	ns
107	RXD1 hold time from RCLK1 rising edge ²	0.00	_	ns
108	CD1 setup time to RCLK1 rising edge	40.00	_	ns

¹ The ratios SyncCLK/RCLK1 and SyncCLK/TCLK1 must be greater than or equal to 3/1.

The ratios SyncCLK/RCLK1 and SyncCLK/TCLK1 must be greater than or equal to 2.25/1.
 Also applies to CD and CTS hold time when they are used as external sync signals.

² Also applies to $\overline{\text{CD}}$ and $\overline{\text{CTS}}$ hold time when they are used as external sync signals






Figure 61. HDLC Bus Timing Diagram

12.8 Ethernet Electrical Specifications

Table 24 provides the Ethernet timings as shown in Figure 62 through Figure 64.

Table 24. Ethernet Timing

Num	Characteristic	All Freq	Unit	
Nulli		Min	Max	Offic
120	CLSN width high	40	_	ns
121	RCLK1 rise/fall time	_	15	ns
122	RCLK1 width low	40	_	ns
123	RCLK1 clock period ¹	80	120	ns
124	RXD1 setup time	20	_	ns
125	RXD1 hold time	5	_	ns
126	RENA active delay (from RCLK1 rising edge of the last data bit)	10	_	ns
127	RENA width low	100	_	ns
128	TCLK1 rise/fall time	_	15	ns
129	TCLK1 width low	40	_	ns
130	TCLK1 clock period ¹	99	101	ns
131	TXD1 active delay (from TCLK1 rising edge)	_	50	ns
132	TXD1 inactive delay (from TCLK1 rising edge)	6.5	50	ns
133	TENA active delay (from TCLK1 rising edge)	10	50	ns



CPM Electrical Characteristics

Table 28. I²C Timing (SCL < 100 kHz) (continued)

Num	Characteristic	All Freq	Unit	
		Min	Max	Oilit
210	SDL/SCL fall time	_	300	ns
211	Stop condition setup time	4.7	_	μs

¹ SCL frequency is given by SCL = BRGCLK_frequency/((BRG register + 3) × pre_scaler × 2). The ratio SyncClk/(BRGCLK/pre_scaler) must be greater or equal to 4/1.

Table 29 provides the I^2C (SCL > 100 kHz) timings.

Table 29. I^2C Timing (SCL > 100 kHz)

Num	Characteristic	Expression	All Frequ	Unit	
			Min	Max	Onit
200	SCL clock frequency (slave)	fSCL	0	BRGCLK/48	Hz
200	SCL clock frequency (master) ¹	fSCL	BRGCLK/16512	BRGCLK/48	Hz
202	Bus free time between transmissions	_	1/(2.2 × fSCL)	_	S
203	Low period of SCL	_	1/(2.2 × fSCL)	_	s
204	High period of SCL	_	1/(2.2 × fSCL)	_	s
205	Start condition setup time	_	1/(2.2 × fSCL)	_	s
206	Start condition hold time	_	1/(2.2 × fSCL)	_	s
207	Data hold time	_	0	_	s
208	Data setup time	_	1/(40 × fSCL)	_	s
209	SDL/SCL rise time	_	_	1/(10 × fSCL)	s
210	SDL/SCL fall time	_	_	1/(33 × fSCL)	s
211	Stop condition setup time	_	1/2(2.2 × fSCL)	_	S

SCL frequency is given by SCL = BrgClk_frequency/((BRG register + 3) × pre_scaler × 2). The ratio SyncClk/(Brg_Clk/pre_scaler) must be greater or equal to 4/1.

Figure 70 shows the I²C bus timing.




Figure 70. I²C Bus Timing Diagram

MPC885/MPC880 PowerQUICC Hardware Specifications, Rev. 7



FEC Electrical Characteristics

Table 37. MII Serial Management Channel Timing (continued)

Num	Characteristic		Max	Unit
M14	MII_MDC pulse width high	40%	60%	MII_MDC period
M15	MII_MDC pulse width low	40%	60%	MII_MDC period

Figure 76 shows the MII serial management channel timing diagram.




Figure 76. MII Serial Management Channel Timing Diagram



17 Document Revision History

Table 40 lists significant changes between revisions of this hardware specification.

Table 40. Document Revision History

Table 40. Document Nevision History				
Revision Number	Date	Changes		
7	07/2010	In Table 9, "Bus Operation Timings," changed the following: • Updated TRLX condition value for B22a/b/c to "TRLX = [0 or 1]" • Removed TRLX condition for B23 • Updated condition and equation for B30 to "Invalid GPCM read/write access (MIN = 0.25 × B1 - 2.00)" • Updated note 8 to "The timing B30 refers to CS when ACS = 00 and to CS and WE(0:3) when CSNT = 0."		
6	05/2010	Added minimum load for CLKOUT in Section 10, "Bus Signal Timing."		
5	03/2009	Updated formatting of Table 12, "PCMCIA Port Timing," Table 13, "Debug Port Timing," Table 14, "Reset Timing," and Table 15, "JTAG Timing."		
4	08/2007	 On page 1, updated first paragraph and added a second paragraph. After Table 2, inserted a new figure showing the undershoot/overshoot voltage (Figure 3) and renumbered the rest of the figures. In Table 9, for reset timings B29f and B29g added footnote indicating that the formula only applies to bus operation up to 50 MHz. In Figure 6, changed all reference voltage measurement points from 0.2 and 0.8 V to 50% level. In Table 18, changed num 46 description to read, "TA assertion to rising edge" In Figure 49, changed TA to reflect the rising edge of the clock. 		
3.0	7/22/2004	 Added sentence to Spec B1A about EXTCLK and CLKOUT being in Alignment for Integer Values Added a footnote to Spec 41 specifying that EDM = 1 Added RMII1_EN under M1II_EN in Table 36 Pin Assignments Added a tablefootnote to Table 6 DC Electrical Specifications about meeting the VIL Max of the I2C Standard Put the new part numbers in the Ordering Information Section 		
2.0	12/2003	 Changed the maximum operating frequency to 133 MHz. Put in the orderable part numbers that are orderable. Put the timing in the 80 MHz column. Rounded the timings to hundredths in the 80 MHz column. Put the pin numbers in footnotes by the maximum currents in Table 6. Changed 22 and 41 in the Timing. Put in the Thermal numbers. 		
1.0	9/2003	 Added the DSP information in the Features list Fixed table formatting. Nontechnical edits. Released to the external web. 		
0.9	8/2003	Changed the USB description to full-/low-speed compatible.		
0.8	8/2003	Added the Reference to USB 2.0 to the Features list and removed 1.1 from USB on the block diagrams.		
0.7	7/2003	Added the RxClav and TxClav signals to PC15.		
0.6	6/2003	Changed the pin descriptions per the June 22 spec.		
0.5	5/2003	Changed some more typos, put in the phsel and phreq pins. Corrected the USB timing.		