



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.6K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 24x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-UFQFN Exposed Pad
Supplier Device Package	28-UQFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f26k40-i-mv

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.2 Register Definitions: Configuration Words

REGISTER 3-1.	Conng	juration woru		Julij. Oscilia	.015		
U-1	R/W-1	R/W-1	R/W-1	U-1	R/W-1	R/W-1	R/W-1
_		RSTOSC<2:0>		_		FEXTOSC<2:0>	
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '1'				
-n = Value for bla	lank device '1' = Bit is set			'0' = Bit is cleared x = Bit is unknow			wn

REGISTER 3-1: Configuration Word 1L (30 0000h): Oscillators

bit 7 Unimplemented: Read as '1'

RSTOSC<2:0>: Power-up Default Value for COSC bits bit 6-4 This value is the Reset default value for COSC and selects the oscillator first used by user software. Refer to COSC operation. 111 = EXTOSC operating per FEXTOSC bits (device manufacturing default) 110 = HFINTOSC with HFFRQ = 4 MHz (Register 4-5) and CDIV = 4:1 (Register 4-2) 101 = LFINTOSC 100 = SOSC 011 = Reserved 010 = EXTOSC with 4x PLL, with EXTOSC operating per FEXTOSC bits 001 = Reserved 000 = HFINTOSC with HFFRQ = 64 MHz (Register 4-5) and CDIV = 1:1 (Register 4-2). Resets COSC/NOSC to 3'b110. bit 3 Unimplemented: Read as '1' bit 2-0 FEXTOSC<2:0>: FEXTOSC External Oscillator Mode Selection bits 111 = EC (external clock) above 8 MHz; PFM set to high power (device manufacturing default) 110 = EC (external clock) for 500 kHz to 8 MHz; PFM set to medium power 101 = EC (external clock) below 500 kHz; PFM set to low power 100 = Oscillator not enabled 011 = Reserved (do not use) 010 = HS (crystal oscillator) above 8 MHz; PFM set to high power

- 001 = XT (crystal oscillator) above 500 kHz, below 8 MHz; PFM set to medium power
- 000 = LP (crystal oscillator) optimized for 32.768 kHz; PFM set to low power

U-0	R/W ⁽³⁾ -q/q	⁽¹⁾ R/W ⁽³⁾ -q/q ⁽¹⁾	R/W ⁽³⁾ -q/q ⁽¹⁾	U-0	R/W ⁽⁴⁾ -q/q ⁽²⁾	R/W ⁽⁴⁾ -q/q ⁽²⁾	R/W ⁽⁴⁾ -q/q ⁽²⁾
-		WDTCS<2:0>		_		WINDOW<2:0>	
bit 7							bit 0
Legend:							
R = Reada	ble bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'	
u = Bit is u	u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Re					er Resets	

q = Value depends on condition

REGISTER 9-2: WDTCON1: WATCHDOG TIMER CONTROL REGISTER 1

hit 7	Unimplemented: Read as '0'

'1' = Bit is set

bit 6-4 WDTCS<2:0>: Watchdog Timer Clock Select bits

'0' = Bit is cleared

- 111 = Reserved
 - •
 - •
 - 010 = Reserved
 - 001 = MFINTOSC 31.25 kHz
 - 000 = LFINTOSC 31 kHz
- bit 3 Unimplemented: Read as '0'
- bit 2-0 WINDOW<2:0>: Watchdog Timer Window Select bits

WINDOW<2:0>	Window delay Percent of time	Window opening Percent of time
111	N/A	100
110	12.5	87.5
101	25	75
100	37.5	62.5
011	50	50
010	62.5	37.5
001	75	25
000	87.5	12.5

- Note 1: If WDTCCS <2:0> in CONFIG3H = 111, the Reset value of WDTCS<2:0> is 000.
 - 2: The Reset value of WINDOW<2:0> is determined by the value of WDTCWS<2:0> in the CONFIG3H register.
 - **3:** If WDTCCS<2:0> in CONFIG3H \neq 111, these bits are read-only.
 - 4: If WDTCWS<2:0> in CONFIG3H \neq 111, these bits are read-only.

TABLE 10-3: SPECIAL FUNCTION REGISTER MAP FOR PIC18(L)F26/45/46K40 DEVICES

Address	Name	Address	Name	Address	Name	Address	Name
FFFh	TOSU	FD7h	PCON0	FAFh	T6TMR	F87h	LATE ⁽²⁾
FFEh	TOSH	FD6h	T0CON1	FAEh	CCPTMRS	F86h	LATD ⁽²⁾
FFDh	TOSL	FD5h	T0CON0	FADh	CCP1CAP	F85h	LATC
FFCh	STKPTR	FD4h	TMR0H	FACh	CCP1CON	F84h	LATB
FFBh	PCLATU	FD3h	TMR0L	FABh	CCP1H	F83h	LATA
FFAh	PCLATH	FD2h	T1CLK	FAAh	CCP1L	F82h	NVMCON2
FF9h	PCL	FD1h	T1GATE	FA9h	CCP2CAP	F81h	NVMCON1
FF8h	TBLPTRU	FD0h	T1GCON	FA8h	CCP2CON	F80h	NVMDAT
FF7h	TBLPTRH	FCFh	T1CON	FA7h	CCP2H	F7Fh	NVMADRH ⁽³⁾
FF6h	TBLPTRL	FCEh	TMR1H	FA6h	CCP2L	F7Eh	NVMADRL
FF5h	TABLAT	FCDh	TMR1L	FA5h	PWM3CON	F7Dh	CRCCON1
FF4h	PRODH	FCCh	T3CLK	FA4h	PWM3DCH	F7Ch	CRCCON0
FF3h	PRODL	FCBh	T3GATE	FA3h	PWM3DCL	F7Bh	CRCXORH
FF2h	INTCON	FCAh	T3GCON	FA2h	PWM4CON	F7Ah	CRCXORL
FF1h	_	FC9h	T3CON	FA1h	PWM4DCH	F79h	CRCSHIFTH
FF0h	_	FC8h	TMR3H	FA0h	PWM4DCL	F78h	CRCSHIFTL
FEFh	INDF0 ⁽¹⁾	FC7h	TMR3L	F9Fh	BAUD1CON	F77h	CRCACCH
FEEh	POSTINC0 ⁽¹⁾	FC6h	T5CLK	F9Eh	TX1STA	F76h	CRCACCL
FEDh	POSTDEC0 ⁽¹⁾	FC5h	T5GATE	F9Dh	RC1STA	F75h	CRCDATH
FECh	PREINC0 ⁽¹⁾	FC4h	T5GCON	F9Ch	SP1BRGH	F74h	CRCDATL
FEBh	PLUSW0 ⁽¹⁾	FC3h	T5CON	F9Bh	SP1BRGL	F73h	ADFLTRH
FEAh	FSR0H	FC2h	TMR5H	F9Ah	TX1REG	F72h	ADFLTRL
FE9h	FSR0L	FC1h	TMR5L	F99h	RC1REG	F71h	ADACCH
FE8h	WREG	FC0h	T2RST	F98h	SSP1CON3	F70h	ADACCL
FE7h	INDF1 ⁽¹⁾	FBFh	T2CLKCON	F97h	SSP1CON2	F6Fh	ADERRH
FE6h	POSTINC1 ⁽¹⁾	FBEh	T2HLT	F96h	SSP1CON1	F6Eh	ADERRL
FE5h	POSTDEC1 ⁽¹⁾	FBDh	T2CON	F95h	SSP1STAT	F6Dh	ADUTHH
FE4h	PREINC1 ⁽¹⁾	FBCh	T2PR	F94h	SSP1MSK	F6Ch	ADUTHL
FE3h	PLUSW1 ⁽¹⁾	FBBh	T2TMR	F93h	SSP1ADD	F6Bh	ADLTHH
FE2h	FSR1H	FBAh	T4RST	F92h	SSP1BUF	F6Ah	ADLTHL
FE1h	FSR1L	FB9h	T4CLKCON	F91h	PORTE	F69h	ADSTPTH
FE0h	BSR	FB8h	T4HLT	F90h	PORTD ⁽²⁾	F68h	ADSTPTL
FDFh	INDF2 ⁽¹⁾	FB7h	T4CON	F8Fh	PORTC	F67h	ADCNT
FDEh	POSTINC2 ⁽¹⁾	FB6h	T4PR	F8Eh	PORTB	F66h	ADRPT
FDDh	POSTDEC2 ⁽¹⁾	FB5h	T4TMR	F8Dh	PORTA	F65h	ADSTAT
FDCh	PREINC2 ⁽¹⁾	FB4h	T6RST	F8Ch	TRISE ⁽²⁾	F64h	ADRESH
FDBh	PLUSW2 ⁽¹⁾	FB3h	T6CLKCON	F8Bh	TRISD ⁽²⁾	F63h	ADRESL
FDAh	FSR2H	FB2h	T6HLT	F8Ah	TRISC	F62h	ADPREVH
FD9h	FSR2L	FB1h	T6CON	F89h	TRISB	F61h	ADPREVL
FD8h	STATUS	FB0h	T6PR	F88h	TRISA	F60h	ADCON0

Note 1: This is not a physical register.

2: Not available on PIC18(L)F26K40 (28-pin variants).

3: Not available on PIC18(L)F45K40.









19.0 TIMER1/3/5 MODULE WITH GATE CONTROL

Timer1/3/5 module is a 16-bit timer/counter with the following features:

- 16-bit timer/counter register pair (TMRxH:TMRxL)
- Programmable internal or external clock source
- 2-bit prescaler
- Dedicated Secondary 32 kHz oscillator circuit
- · Optionally synchronized comparator out
- Multiple Timer1/3/5 gate (count enable) sources
- Interrupt on overflow
- Wake-up on overflow (external clock, Asynchronous mode only)
- 16-Bit Read/Write Operation
- Time base for the Capture/Compare function with the CCP modules
- Special Event Trigger (with CCP)
- Selectable Gate Source Polarity
- · Gate Toggle mode
- Gate Single-pulse mode
- Gate Value Status
- Gate Event Interrupt

Figure 19-1 is a block diagram of the Timer1/3/5 module.





FIGURE 24-15: SHUTDOWN FUNCTIONALITY, AUTO-RESTART DISABLED (REN = 0, LSAC = 01, LSBD = 01)



26.8.5 START CONDITION

The I^2C specification defines a Start condition as a transition of SDA from a high to a low state while SCL line is high. A Start condition is always generated by the master and signifies the transition of the bus from an Idle to an Active state. Figure 26-12 shows wave forms for Start and Stop conditions.

A bus collision can occur on a Start condition if the module samples the SDA line low before asserting it low. This does not conform to the I²C Specification that states no bus collision can occur on a Start.

26.8.6 STOP CONDITION

A Stop condition is a transition of the SDA line from low-to-high state while the SCL line is high.

Note: At least one SCL low time must appear before a Stop is valid, therefore, if the SDA line goes low then high again while the SCL line stays high, only the Start condition is detected.

26.8.7 RESTART CONDITION

A Restart is valid any time that a Stop would be valid. A master can issue a Restart if it wishes to hold the bus after terminating the current transfer. A Restart has the same effect on the slave that a Start would, resetting all slave logic and preparing it to clock in an address. The master may want to address the same or another slave. Figure 26-13 shows the wave form for a Restart condition.

In 10-bit Addressing Slave mode a Restart is required for the master to clock data out of the addressed slave. Once a slave has been fully addressed, matching both high and low address bytes, the master can issue a Restart and the high address byte with the R/\overline{W} bit set. The slave logic will then hold the clock and prepare to clock out data.

After a full match with R/\overline{W} clear in 10-bit mode, a prior match flag is set and maintained until a Stop condition, a high address with R/\overline{W} clear, or high address match fails.

26.8.8 START/STOP CONDITION INTERRUPT MASKING

The SCIE and PCIE bits of the SSPxCON3 register can enable the generation of an interrupt in Slave modes that do not typically support this function. Slave modes where interrupt on Start and Stop detect are already enabled, these bits will have no effect.







Fosc

 $\overline{(SSPADD + 1)(4)}$

EQUATION 26-1:

FCLOCK =

26.11 Baud Rate Generator

The MSSP module has a Baud Rate Generator available for clock generation in both I²C and SPI Master modes. The Baud Rate Generator (BRG) reload value is placed in the SSPxADD register (Register 26-5). When a write occurs to SSPxBUF, the Baud Rate Generator will automatically begin counting down.

Once the given operation is complete, the internal clock will automatically stop counting and the clock pin will remain in its last state.

An internal signal "Reload" in Figure 26-40 triggers the value from SSPxADD to be loaded into the BRG counter. This occurs twice for each oscillation of the module clock line. The logic dictating when the reload signal is asserted depends on the mode the MSSP is being operated in.

Table 26-3 demonstrates clock rates based on instruction cycles and the BRG value loaded into SSPxADD.

FIGURE 26-40: BAUD RATE GENERATOR BLOCK DIAGRAM



Note: Values of 0x00, 0x01 and 0x02 are not valid for SSPxADD when used as a Baud Rate Generator for I²C. This is an implementation limitation.

TABLE 26-3: MSSP CLOCK RATE W/BRG

Fosc	Fcy	BRG Value	FcLock (2 Rollovers of BRG)
32 MHz	8 MHz	13h	400 kHz
32 MHz	8 MHz	19h	308 kHz
32 MHz	8 MHz	4Fh	100 kHz
16 MHz	4 MHz	09h	400 kHz
16 MHz	4 MHz	0Ch	308 kHz
16 MHz	4 MHz	27h	100 kHz
4 MHz	1 MHz	09h	100 kHz

Note: Refer to the I/O port electrical specifications in Table 37-8: Internal Oscillator Parameters, to ensure the system is designed to support IOL requirements.

27.0 ENHANCED UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (EUSART)

Note: The PIC18(L)F26/45/46K40 devices have two EUSARTs. Therefore, all information in this section refers to both EUSART 1 and EUSART 2.

The Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) module is a serial I/O communications peripheral. It contains all the clock generators, shift registers and data buffers necessary to perform an input or output serial data transfer independent of device program execution. The EUSART, also known as a Serial Communications Interface (SCI), can be configured as a full-duplex asynchronous system or half-duplex synchronous svstem. Full-Duplex mode is useful for communications with peripheral systems, such as CRT terminals and personal computers. Half-Duplex Synchronous mode is intended for communications with peripheral devices, such as A/D or D/A integrated circuits. serial EEPROMs or other microcontrollers.

These devices typically do not have internal clocks for baud rate generation and require the external clock signal provided by a master synchronous device.

The EUSART module includes the following capabilities:

- · Full-duplex asynchronous transmit and receive
- · Two-character input buffer
- · One-character output buffer
- · Programmable 8-bit or 9-bit character length
- Address detection in 9-bit mode
- · Input buffer overrun error detection
- · Received character framing error detection
- · Half-duplex synchronous master
- · Half-duplex synchronous slave
- Programmable clock polarity in synchronous modes
- · Sleep operation

The EUSART module implements the following additional features, making it ideally suited for use in Local Interconnect Network (LIN) bus systems:

- · Automatic detection and calibration of the baud rate
- · Wake-up on Break reception
- 13-bit Break character transmit

Block diagrams of the EUSART transmitter and receiver are shown in Figure 27-1 and Figure 27-2.

FIGURE 27-1: EUSART TRANSMIT BLOCK DIAGRAM



© 2015-2017 Microchip Technology Inc.

27.4.1 AUTO-BAUD DETECT

The EUSART module supports automatic detection and calibration of the baud rate.

In the Auto-Baud Detect (ABD) mode, the clock to the BRG is reversed. Rather than the BRG clocking the incoming RX signal, the RX signal is timing the BRG. The Baud Rate Generator is used to time the period of a received 55h (ASCII "U") which is the Sync character for the LIN bus. The unique feature of this character is that it has five rising edges including the Stop bit edge.

Setting the ABDEN bit of the BAUDxCON register starts the auto-baud calibration sequence. While the ABD sequence takes place, the EUSART state machine is held in Idle. On the first rising edge of the receive line, after the Start bit, the SPxBRG begins counting up using the BRG counter clock as shown in Figure 27-6. The fifth rising edge will occur on the RXx pin at the end of the eighth bit period. At that time, an accumulated value totaling the proper BRG period is left in the SPxBRGH, SPxBRGL register pair, the ABDEN bit is automatically cleared and the RCxIF interrupt flag is set. The value in the RCxREG needs to be read to clear the RCxIF interrupt. RCxREG content should be discarded. When calibrating for modes that do not use the SPxBRGH register the user can verify that the SPxBRGL register did not overflow by checking for 00h in the SPxBRGH register.

The BRG auto-baud clock is determined by the BRG16 and BRGH bits as shown in Table 27-6. During ABD, both the SPxBRGH and SPxBRGL registers are used as a 16-bit counter, independent of the BRG16 bit setting. While calibrating the baud rate period, the SPxBRGH and SPxBRGL registers are clocked at 1/8th the BRG base clock rate. The resulting byte measurement is the average bit time when clocked at full speed.

- Note 1: If the WUE bit is set with the ABDEN bit, auto-baud detection will occur on the byte following the Break character (see Section 27.4.3 "Auto-Wake-up on Break").
 - It is up to the user to determine that the incoming character baud rate is within the range of the selected BRG clock source. Some combinations of oscillator frequency and EUSART baud rates are not possible.
 - 3: During the auto-baud process, the auto-baud counter starts counting at one. Upon completion of the auto-baud sequence, to achieve maximum accuracy, subtract 1 from the SPxBRGH:SPxBRGL register pair.

TABLE 27-6: BRG COUNTER CLOCK RATES

BRG16	BRGH	BRG Base Clock	BRG ABD Clock
1	1	Fosc/4	Fosc/32
1	0	Fosc/16	Fosc/128
0	1	Fosc/16	Fosc/128
0	0	Fosc/64	Fosc/512

Note: During the ABD sequence, SPxBRGL and SPxBRGH registers are both used as a 16-bit counter, independent of the BRG16 setting.

FIGURE 27-6: AUTOMATIC BAUD RATE CALIBRATION

BRG Value	XXXXh	<u>χ 0000h</u>		Edge #1			e#3 /	 - Edge #4		001Ch
RXx pin		<u>.</u> 1 1	Start	bit 0 bit	1 bit 2 t	bit 3 bit 4	bit 5	bit 6 bi	17 5	Stop bit
BRG Clock		huuuu	uuu	hunn	տուս	www	uuu	nnny	ปุ่นพ	; LANDONNALANLODONNOOD
	Set by User —	i I		l I						- Auto Cleared
ABDEN bit	- •								Ľ	1
RCIDL		I I	-							
RCxIF bit (Interrupt)		, , , , ,		- - - - -						:
Read RCxREG		1 1 1		1 1 1					<u> </u>	
SPxBRGL		, 1 1		XXh					<u>`</u> _	1Ch
SPYRRGH		•		XXh					χ_	00h

REGISTER 31-13: ADCNT: ADC REPEAT COUNTER REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
			ADCN	T<7:0>			
bit 7							bit 0
Legend:							
R = Readable	R = Readable bit W = Writable bit		pit	U = Unimpler	nented bit, read	d as '0'	
u = Bit is unch	anged	x = Bit is unkn	own	-n/n = Value a	at POR and BC	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is clea	ired				

bit 7-0 **ADCNT<7:0>**: ADC Repeat Count bits Determines the number of times that the ADC is triggered before the threshold is checked when the computation is Low-pass Filter, Burst Average, or Average modes. See Table 31-2 for more details.

REGISTER 31-14: ADFLTRH: ADC FILTER HIGH BYTE REGISTER

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x		
ADFLTR<15:8>									
bit 7	bit 7 bit 0								

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 ADFLTR<15:8>: ADC Filter Output Most Significant bits In Accumulate, Average, and Burst Average mode, this is equal to ADACC right shifted by the ADCRS bits of ADCON2. In LPF mode, this is the output of the Low-pass Filter.

REGISTER 31-15: ADFLTRL: ADC FILTER LOW BYTE REGISTER

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
			ADFLT	R<7:0>			
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 ADFLTR<7:0>: ADC Filter Output Least Significant bits In Accumulate, Average, and Burst Average mode, this is equal to ADACC right shifted by the ADCRS bits of ADCON2. In LPF mode, this is the output of the Low-pass Filter.

REGISTER 31-19: ADRESL: ADC RESULT REGISTER LOW, ADFM = 1

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	
			ADRE	S<7:0>				
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable I	bit	U = Unimplemented bit, read as '0'				
u = Bit is unch	anged	x = Bit is unkn	iown	-n/n = Value a	at POR and BC	R/Value at all	other Resets	
'1' = Bit is set		'0' = Bit is clea	ared					

bit 7-0 **ADRES<7:0>**: ADC Result Register bits. Lower eight bits of 10-bit conversion result.

REGISTER 31-20: ADPREVH: ADC PREVIOUS RESULT REGISTER

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
			ADPRE	V<15:8>			
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 ADPREV<15:8>: Previous ADC Results bits If ADPSIS = 1: Upper byte of ADFLTR at the start of current ADC conversion If ADPSIS = 0: Upper bits of ADRES at the start of current ADC conversion⁽¹⁾

Note 1: If ADPSIS = 0, ADPREVH and ADPREVL are formatted the same way as ADRES is, depending on the ADFM bit.

TABLE 35-2: INSTRUCTION SET

Mnemonic, Operands		Description	Cualaa	16-Bit Instruction Word				Status	Nataa
		Description	Cycles	MSb			LSb	Affected	Notes
BYTE-ORI	ENTED O	OPERATIONS							
ADDWF	f, d, a	Add WREG and f	1	0010	01da	ffff	ffff	C, DC, Z, OV, N	1, 2
ADDWFC	f, d, a	Add WREG and CARRY bit to f	1	0010	00da	ffff	ffff	C, DC, Z, OV, N	1, 2
ANDWF	f, d, a	AND WREG with f	1	0001	01da	ffff	ffff	Z, N	1,2
CLRF	f, a	Clear f	1	0110	101a	ffff	ffff	Z	2
COMF	f, d, a	Complement f	1	0001	11da	ffff	ffff	Z, N	1, 2
CPFSEQ	f, a	Compare f with WREG, skip =	1 (2 or 3)	0110	001a	ffff	ffff	None	4
CPFSGT	f, a	Compare f with WREG, skip >	1 (2 or 3)	0110	010a	ffff	ffff	None	4
CPFSLT	f, a	Compare f with WREG, skip <	1 (2 or 3)	0110	000a	ffff	ffff	None	1, 2
DECF	f, d, a	Decrement f	1	0000	01da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
DECFSZ	f, d, a	Decrement f, Skip if 0	1 (2 or 3)	0010	11da	ffff	ffff	None	1, 2, 3, 4
DCFSNZ	f, d, a	Decrement f, Skip if Not 0	1 (2 or 3)	0100	11da	ffff	ffff	None	1, 2
INCF	f, d, a	Increment f	1	0010	10da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
INCFSZ	f, d, a	Increment f, Skip if 0	1 (2 or 3)	0011	11da	ffff	ffff	None	4
INFSNZ	f, d, a	Increment f, Skip if Not 0	1 (2 or 3)	0100	10da	ffff	ffff	None	1, 2
IORWF	f, d, a	Inclusive OR WREG with f	1	0001	00da	ffff	ffff	Z, N	1, 2
MOVF	f, d, a	Move f	1	0101	00da	ffff	ffff	Z, N	1
MOVFF	f_{s}, f_{d}	Move f _s (source) to 1st word	2	1100	ffff	ffff	ffff	None	
	5 u	f _d (destination) 2nd word		1111	ffff	ffff	ffff		
MOVWF	f, a	Move WREG to f	1	0110	111a	ffff	ffff	None	
MULWF	f, a	Multiply WREG with f	1	0000	001a	ffff	ffff	None	1, 2
NEGF	f, a	Negate f	1	0110	110a	ffff	ffff	C, DC, Z, OV, N	
RLCF	f, d, a	Rotate Left f through Carry	1	0011	01da	ffff	ffff	C, Z, N	1, 2
RLNCF	f, d, a	Rotate Left f (No Carry)	1	0100	01da	ffff	ffff	Z, N	
RRCF	f, d, a	Rotate Right f through Carry	1	0011	00da	ffff	ffff	C, Z, N	
RRNCF	f, d, a	Rotate Right f (No Carry)	1	0100	00da	ffff	ffff	Z, N	
SETF	f, a	Set f	1	0110	100a	ffff	ffff	None	1, 2
SUBFWB	f, d, a	Subtract f from WREG with	1	0101	01da	ffff	ffff	C, DC, Z, OV, N	-
		borrow							
SUBWF	f, d, a	Subtract WREG from f	1	0101	11da	ffff	ffff	C, DC, Z, OV, N	1, 2
SUBWFB	f, d, a	Subtract WREG from f with	1	0101	10da	ffff	ffff	C, DC, Z, OV, N	
		borrow							
SWAPF	f, d, a	Swap nibbles in f	1	0011	10da	ffff	ffff	None	4
TSTFSZ	f, a	Test f, skip if 0	1 (2 or 3)	0110	011a	ffff	ffff	None	1, 2
XORWF	f, d, a	Exclusive OR WREG with f	1 ΄	0001	10da	ffff	ffff	Z, N	

Note 1: When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, 'd' = 1), the prescaler will be cleared if assigned.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

BTG		Bit Toggle	ə f		BOV	,	Branch if	Overflow		
Syntax	x:	BTG f, b {,a	1}		Synta	ax:	BOV n			
Opera	nds:	$0 \leq f \leq 255$			Oper	ands:	-128 ≤ n ≤ 1	-128 ≤ n ≤ 127		
		0 ≤ b < 7 a ∈ [0,1]			Operation: if		if OVERFL0 (PC) + 2 + 2	if OVERFLOW bit is '1' (PC) + 2 + 2n \rightarrow PC		
Opera	tion:	$(\overline{f} < b >) \to f <$	b>		Statu	s Affected:	None			
Status	Affected:	None			Enco	ding:	1110	0100 nni	nn nnnn	
Encod	ling:	0111	bbba ff	ff ffff	Desc	ription.	If the OVEF	RELOW bit is '	1' then the	
Descri	iption:	Bit 'b' in da' inverted. If 'a' is '0', ti If 'a' is '1', ti GPR bank. If 'a' is '0' a set is enabl in Indexed I mode when tion 35.2.3 Oriented Ir eral Offset	ta memory loc he Access Ba he BSR is use nd the extend ed, this instruu Literal Offset A iever f ≤ 95 (5 "Byte-Orient istructions in Mode" for de	ation T is nk is selected. ed to select the ed instruction ction operates Addressing Fh). See Sec- ed and Bit- Indexed Lit- tails.	program will branch. The 2's complement num added to the PC. Since the incremented to fetch the instruction, the new addre PC + 2 + 2n. This instruct 2-cycle instruction.Words:1Cycles:1(2)Q Cycle Activity: If Jump:		ber '2n' is e PC will have next ess will be tion is then a			
Words		1				Q1	Q2	Q3	Q4	
Cycles	5:	1				Decode	Read literal 'n'	Process Data	Write to PC	
Q Cy	cle Activity:		~~	<u>.</u>		No	No	No	No	
Г	Q1	Q2 Deed	Q3	Q4		operation	operation	operation	operation	
	Decoue	register 'f'	Data	register 'f'	lf No	o Jump:				
L				0		Q1	Q2	Q3	Q4	
Exam	<u>ple</u> :	BTG P	ORTC, 4, (D		Decode	read literal	Process Data	NO	
B	Before Instruct PORTC After Instruction PORTC	:tion: = 0111 (on: = 0110 (0101 [75h] 0101 [65h]		<u>Exan</u>	nple: PC After Instruction If OVERI PC If OVERI PC	HERE stion = add on FLOW = 1; = add FLOW = 0; = add	BOV Jump dress (HERE dress (Jump dress (HERE)) + 2)	

INCFSZ Increment f, skip if 0								
Synta	ax:	INCFSZ f	{,d {,a}}					
Oper	ands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$					
Oper	ation:	(f) + 1 \rightarrow de skip if resul	(f) + 1 \rightarrow dest, skip if result = 0					
Statu	s Affected:	None						
Enco	ding:	0011	11da ffi	f ffff				
Desc	ription:	 on: The contents of register 'f' are incremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is '0', the next instruction, which is already fetched, is discarded and a NOP is executed instead, making it a 2-cycle instruction. If 'a' is '0', the Access Bank is selected If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 35.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. 						
Word	ls:	1						
Cycle	9S:	1(2) Note: 3 cy by a	cles if skip and 2-word instruc	followed				
QC	ycle Activity:	02	03	04				
	Decode	Read register 'f'	Process Data	Write to destination				
lf sk	ip:							
	Q1	Q2	Q3	Q4				
	No	No	No	No				
	operation	operation	operation	operation				
IT SK	ip and followe	a by 2-word in:	struction:	04				
1	No	Q2 No	No	Q4				
	operation	operation	operation	operation				
	No	No	No	No				
	operation	operation	operation	operation				
Exan	<u>nple</u> :	HERE NZERO ZERO	INCFSZ CN	T, 1, 0				
	Before Instruc PC After Instructic	tion = Address on	G (HERE)					
	CNT If CNT PC	= CNT + 7 = 0; = Address	(ZERO)					
	If CNT PC	≠ 0; = Address	(NZERO)					

INFS	SNZ	Incremen	t f, skip if no	ot 0				
Synta	ax:	INFSNZ f	{,d {,a}}					
Oper	ands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$						
Oper	ation:	(f) + 1 \rightarrow de skip if result	(f) + 1 \rightarrow dest, skip if result \neq 0					
Statu	is Affected:	None						
Enco	oding:	0100	10da fff	ff ffff				
Desc	scription: The contents of register 'f' are incremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is not '0', the next instruction, which is already fetched, is discarded and a NOP is executed instead, making it a 2-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Sec- tion 35.2.3 "Byte-Oriented and Bit- Oriented Instructions in Indexed Lit- eral Offset Mode" for details							
Word	łe:	1		ano.				
Cycle	Cycles: 1(2) Note: 3 cycles if skip and followed by a 2-word instruction.							
QC	ycle Activity:							
	Q1	Q2	Q3	Q4				
	Decode	Read	Process	Write to				
lf sk	rin:	register i	Dala	uestination				
ii on	Q1	Q2	Q3	Q4				
	No	No	No	No				
	operation	operation	operation	operation				
lf sk	ip and followe	d by 2-word in	struction:					
	Q1	Q2	Q3	Q4				
	No	No	No	No				
	No	No	No	No				
	operation	operation	operation	operation				
<u>Exar</u>	nple:	HERE I ZERO NZERO	INFSNZ REG	a, 1, 0				
	Before Instruc PC	tion = Address	(HERE)					
	Atter Instruction REG If REG PC If REG PC	 REG + ⁺ Ø; Address 0; 0; Address 	1 5 (NZERO) 5 (ZERO)					

MUL	LW	Multipl	Multiply literal with W						
Synta	ax:	MULLW	k						
Oper	ands:	$0 \le k \le 2$	$0 \le k \le 255$						
Oper	ration:	(W) x k -	→ PROI	DH:PROI	DL				
Statu	is Affected:	None	None						
Enco	oding:	0000	110	1 kkl	kk	kkkk			
Desc	ription:	An unsig out betw 8-bit liter placed ir pair. PR(W is uno None of Note tha possible is possible	ned mu een the al 'k'. Tl the PR DDH co hanged the Stat t neithe in this c le but n	Itiplicatio contents he 16-bit CODH:PF ntains the us flags r overflow operation ot detect	n is of V resu RODL e hig are a v nor . A z ed.	carried V and the lt is _ register h byte. affected. r carry is ero result			
Word	ds:	1							
Cycles:		1							
QC	vcle Activity:								
	Q1	Q2		Q3		Q4			
	Decode	Read literal 'k'	Pr I	rocess Data	re P F	Write egisters RODH: PRODL			
Exan	nple:	MULLW	0C4]	h					
	Before Instruc	tion							
	W PRODH PRODL After Instructic W PRODH PRODL	= = on = = =	E2h ? E2h ADh 08h						

MULWF	Multiply	Multiply W with f				
Syntax:	MULWF	f {,a}				
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]	5				
Operation:	(W) x (f) –	→ PRODH:PR	ODL			
Status Affected:	None					
Encoding:	0000	001a ff	ff ffff			
Description:	An unsign out betwee register fil result is st register pa high byte. unchange None of th Note that possible in result is p If 'a' is '0', selected. to select ti If 'a' is '0', set is enal operates i Addressin $f \le 95$ (5FI 35.2.3 "By ented Inst	ed multiplicat en the content e location 'f'. T ored in the PF air. PRODH or Both W and ' d. the Status flags neither overflor this operation ossible but not the Access E If 'a' is '1', the he GPR bank and the exten- bled, this instrin n Indexed Lite g mode when n). See Section /te-Oriented a tructions in In- de" for details	ion is carried ts of W and the The 16-bit RODH:PRODL ontains the f' are s are affected. ow nor carry is n. A zero t detected. bank is BSR is used ded instruction uction eral Offset ever on and Bit-Ori- ndexed Literal S.			
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3	Q4			
Decode	Read register 'f'	Process Data	Write registers PRODH: PRODL			
Example:	MUT LUD					
Before Instruc	tion	REG, I				
W REG PRODH PRODL After Instructio	= C4 = B5 = ? = ?	łh 5h				
W REG PRODH PRODL	= C4 = B5 = 84 = 94	∔հ Տհ \հ հ				

35.2.5 SPECIAL CONSIDERATIONS WITH MICROCHIP MPLAB[®] IDE TOOLS

The latest versions of Microchip's software tools have been designed to fully support the extended instruction set of the PIC18(L)F2x/4xK40 family of devices. This includes the MPLAB C18 C compiler, MPASM assembly language and MPLAB Integrated Development Environment (IDE).

When selecting a target device for software development, MPLAB IDE will automatically set default Configuration bits for that device. The default setting for the XINST Configuration bit is '0', disabling the extended instruction set and Indexed Literal Offset Addressing mode. For proper execution of applications developed to take advantage of the extended instruction set, XINST must be set during programming.

To develop software for the extended instruction set, the user must enable support for the instructions and the Indexed Addressing mode in their language tool(s). Depending on the environment being used, this may be done in several ways:

- A menu option, or dialog box within the environment, that allows the user to configure the language tool and its settings for the project
- A command line option
- · A directive in the source code

These options vary between different compilers, assemblers and development environments. Users are encouraged to review the documentation accompanying their development systems for the appropriate information.

TABLE 37-19: TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

Standard Operating Conditions (unless otherwise stated) Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$									
Param No.	Sym.		Characteristic	c	Min.	Тур†	Max.	Units	Conditions
40*	T⊤0H	T0CKI High F	Pulse Width	No Prescaler	0.5 Tcy + 20	—	_	ns	
		With Prescaler		10			ns		
41*	T⊤0L	T0CKI Low F	Pulse Width	No Prescaler	0.5 Tcy + 20			ns	
			With Prescaler		10			ns	
42*	T⊤0P	T0CKI Period	1		Greater of: 20 or <u>Tcy + 40</u> N		_	ns	N = prescale value
45*	T⊤1H	T1CKI High Time	Synchronous, No Prescaler		0.5 Tcy + 20	_	_	ns	
			Synchronous, with Prescaler		15	_	_	ns	
			Asynchronous		30	—	_	ns	
46*	T⊤1L	T1CKI Low	Synchronous, N	No Prescaler	0.5 Tcy + 20	_	_	ns	
		Time	Synchronous, with Prescaler		15			ns	
			Asynchronous	Asynchronous				ns	
47*	T⊤1P	T1CKI Input Period	Synchronous		Greater of: 30 or <u>Tcy + 40</u> N	_		ns	N = prescale value
			Asynchronous		60	_	_	ns	
49*	TCKEZTMR1	Delay from E Increment	xternal Clock Ec	ge to Timer	2 Tosc	—	7 Tosc	—	Timers in Sync mode

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.