



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.6K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 24x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f26k40-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 3.0 DEVICE CONFIGURATION

Device configuration consists of Configuration Words, Code Protection, Device ID and Rev ID.

#### 3.1 Configuration Words

There are six Configuration Word bits that allow the user to setup the device with several choices of oscillators, Resets and memory protection options. These are implemented as Configuration Word 1 through Configuration Word 6 at 300000 through 30000Bh.

Note:	The DEBUG bit in Configuration Words is
	managed automatically by device
	development tools including debuggers
	and programmers. For normal device
	operation, this bit should be maintained as
	a '1'.

### 4.0 OSCILLATOR MODULE (WITH FAIL-SAFE CLOCK MONITOR)

#### 4.1 Overview

The oscillator module has multiple clock sources and selection features that allow it to be used in a wide range of applications while maximizing performance and minimizing power consumption. Figure 4-1 illustrates a block diagram of the oscillator module.

Clock sources can be supplied from external oscillators, quartz-crystal resonators and ceramic resonators. In addition, the system clock source can be supplied from one of two internal oscillators and PLL circuits, with a choice of speeds selectable via software. Additional clock features include:

- Selectable system clock source between external or internal sources via software.
- Fail-Safe Clock Monitor (FSCM) designed to detect a failure of the external clock source (LP, XT, HS, ECH, ECM, ECL) and switch automatically to the internal oscillator.
- Oscillator Start-up Timer (OST) ensures stability of crystal oscillator sources.

The RSTOSC bits of Configuration Word 1 (Register 3-1) determine the type of oscillator that will be used when the device runs after Reset, including when it is first powered up.

If an external clock source is selected, the FEXTOSC bits of Configuration Word 1 must be used in conjunction with the RSTOSC bits to select the External Clock mode.

The external oscillator module can be configured in one of the following clock modes, by setting the FEXTOSC<2:0> bits of Configuration Word 1:

- 1. ECL External Clock Low-Power mode (below 100 kHz)
- 2. ECM External Clock Medium Power mode (100 kHz to 8 MHz)
- 3. ECH External Clock High-Power mode (above 8 MHz)
- 4. LP 32 kHz Low-Power Crystal mode.
- 5. XT Medium Gain Crystal or Ceramic Resonator Oscillator mode (between 100 kHz and 8 MHz)
- 6. HS High Gain Crystal or Ceramic Resonator mode (above 4 MHz)

The ECH, ECM, and ECL Clock modes rely on an external logic level signal as the device clock source. The LP, XT, and HS Clock modes require an external crystal or resonator to be connected to the device. Each mode is optimized for a different frequency range. The internal oscillator block produces low and high-frequency clock sources, designated LFINTOSC and HFINTOSC. (see Internal Oscillator Block, Figure 4-1). Multiple device clock frequencies may be derived from these clock sources.

FC1h         TMR5L         Holding Register for the Least Significant Byte of the 16-bit TMR5 Register           FC0h         T2RST         —         —         —         RSEL<3:0>           FBFh         T2CLKCON         —         —         —         CS<3:0>           FBEh         T2HLT         PSYNC         CPOL         CSYNC         MODE<4:0>           FBDh         T2CON         ON         CKPS<2:0>         OUTPS<3:0>	00000000 0000 00000000 00000000 1111111 00000000
FC0h         T2RST         -         -         -         -         RSEL<3:0>           FBFh         T2CLKCON         -         -         -         CS<3:0>           FBEh         T2HLT         PSYNC         CPOL         CSYNC         MODE<4:0>           FBDh         T2CON         ON         CKPS<2:0>         OUTPS<3:0>	0000 0000 00000000 11111111 00000000
FBFh         T2CLKCON         —         —         —         —         CS<3:0>           FBEh         T2HLT         PSYNC         CPOL         CSYNC         MODE<4:0>           FBDh         T2CON         ON         CKPS<2:0>         OUTPS<3:0>	0000 00000000 11111111 00000000 0000 0000
FBEh         T2HLT         PSYNC         CPOL         CSYNC         MODE<4:0>           FBDh         T2CON         ON         CKPS<2:0>         OUTPS<3:0>	00000000 00000000 11111111 00000000 0000 0000
FBDh   T2CON   ON   CKPS<2:0>   OUTPS<3:0>	00000000 11111111 00000000 0000 0000
	11111111 00000000 0000 0000
FBCh T2PR TMR2 Period Register	00000000
FBBh         T2TMR         Holding Register for the 8-bit TMR2 Register	0000
FBAh T4RST – – – – RSEL<3:0>	0000
FB9h         T4CLKCON         —         —         —         —         CS<3:0>	
FB8h T4HLT PSYNC CPOL CSYNC MODE<4:0>	00000000
FB7h T4CON ON CKPS<2:0> OUTPS<3:0>	00000000
FB6h T4PR TMR4 Period Register	11111111
FB5h T4TMR Holding Register for the 8-bit TMR4 Register	00000000
FB4h T6RST — — — — RSEL<3:0>	0000
FB3h T6CLKCON — — — — CS<3:0>	0000
FB2h T6HLT PSYNC CPOL CSYNC MODE<4:0>	00000000
FB1h T6CON ON CKPS<2:0> OUTPS<3:0>	00000000
FB0h T6PR TMR6 Period Register	11111111
FAFh T6TMR Holding Register for the 8-bit TMR6 Register	00000000
FAEh         CCPTMRS         P4TSEL<1:0>         P3TSEL<1:0>         C2TSEL<1:0>         C1TSEL<1:0>	01010101
FADh         CCP1CAP         —         —         —         —         —         CTS<1:0>	00
FACH CCP1CON EN - OUT FMT MODE<3:0>	0-000000
FABh CCPR1H Capture/Compare/PWM Register 1 (MSB)	xxxxxxxx
FAAh CCPR1L Capture/Compare/PWM Register 1 (LSB)	xxxxxxxx
FA9h CCP2CAP CTS<1:0>	00
FA8h CCP2CON EN - OUT FMT MODE<3:0>	0-000000
FA7h CCPR2H Capture/Compare/PWM Register 2 (MSB)	xxxxxxxx
FA6h CCPR2L Capture/Compare/PWM Register 2 (LSB)	xxxxxxxx
FA5h PWM3CON EN - OUT POL	0-00
FA4h PWM3DCH DC<7:0>	xxxxxxxx
FA3h PWM3DCL DC<9:8>	xx
FA2h PWM4CON EN - OUT POL	0-00
FA1h PWM4DCH DC7:0>	xxxxxxx
FA0h PWM4DCL DC<9:8>	xx
F9Fh BAUD1CON ABDOVF RCIDL — SCKP BRG16 — WUE ABDEN	01-00-00
F9Eh TX1STA CSRC TX9 TXEN SYNC SENDB BRGH TRMT TX9D	00000010
F9Dh RC1STA SPEN RX9 SREN CREN ADDEN FERR OERR RX9D	00000000
F9Ch SP1BRGH EUSART1 Baud Rate Generator, High Byte	00000000

#### TABLE 10-5:REGISTER FILE SUMMARY FOR PIC18(L)F26/45/46K40 DEVICES (CONTINUED)

 $\label{eq:legend: second sec$ 

Note 1: Not available on LF devices.

2: Not available on PIC18(L)F26K40 (28-pin variants).

**3:** Not available on PIC18(L)F45K40 devices.

REGISTER 13-6:	CRCACCL: CRC ACCUMULATOR LOW BYTE REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
			ACC	<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	bit	U = Unimpler	nented bit, read	l as '0'	
u = Bit is uncha	anged	x = Bit is unkn	iown	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets
'1' = Bit is set		'0' = Bit is clea	ared				

bit 7-0

**ACC<7:0>:** CRC Accumulator Register bits Writing to this register writes to the CRC accumulator register through the CRC write bus. Reading from this register reads the CRC accumulator.

#### REGISTER 13-7: CRCSHIFTH: CRC SHIFT HIGH BYTE REGISTER

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			SHIFT	<15:8>			
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 SHIFT<15:8>: CRC Shifter Register bits Reading from this register reads the CRC Shifter.

#### REGISTER 13-8: CRCSHIFTL: CRC SHIFT LOW BYTE REGISTER

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			SHIF	Γ<7:0>			
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 SHIFT<7:0>: CRC Shifter Register bits

Reading from this register reads the CRC Shifter.

<sup>© 2015-2017</sup> Microchip Technology Inc.

## 14.0 INTERRUPTS

The PIC18(L)F2x/4xK40 devices have multiple interrupt sources and an interrupt priority feature that allows most interrupt sources to be assigned a high or low priority level. The high priority interrupt vector is at 0008h and the low priority interrupt vector is at 0018h. A high priority interrupt event will interrupt a low priority interrupt that may be in progress.

The registers for controlling interrupt operation are:

- INTCON
- PIR1, PIR2, PIR3, PIR4, PIR5, PIR6, PIR7
- PIE1, PIE2, PIE3, PIE4, PIE5, PIE6, PIE7
- IPR1, IPR2, IPR3, IPR4, IPR5, IPR6, IPR7

It is recommended that the Microchip header files supplied with MPLAB<sup>®</sup> IDE be used for the symbolic bit names in these registers. This allows the assembler/ compiler to automatically take care of the placement of these bits within the specified register.

In general, interrupt sources have three bits to control their operation. They are:

- Flag bit to indicate that an interrupt event occurred
- Enable bit that allows program execution to branch to the interrupt vector address when the flag bit is set
- **Priority bit** to select high priority or low priority

#### 14.1 Mid-Range Compatibility

When the IPEN bit is cleared (default state), the interrupt priority feature is disabled and interrupts are compatible with PIC<sup>®</sup> microcontroller mid-range devices. In Compatibility mode, the interrupt priority bits of the IPRx registers have no effect. The PEIE/GIEL bit of the INTCON register is the global interrupt enable for the peripherals. The PEIE/GIEL bit disables only the peripheral interrupt sources and enables the peripheral interrupt sources when the GIE/GIEH bit is also set. The GIE/GIEH bit of the INTCON register is the global interrupt enable which enables all non-peripheral interrupt sources and disables all interrupt sources, including the peripherals. All interrupts branch to address 0008h in Compatibility mode.

#### 14.2 Interrupt Priority

The interrupt priority feature is enabled by setting the IPEN bit of the INTCON register. When interrupt priority is enabled the GIE/GIEH and PEIE/GIEL Global Interrupt Enable bits of Compatibility mode are replaced by the GIEH high priority, and GIEL low priority, global interrupt enables. When the IPEN bit is set, the GEIH bit of the INTCON register enables all interrupts which have their associated bit in the IPRx register set. When the GEIH bit is cleared, then all interrupt sources including those selected as low priority in the IPRx register are disabled.

When both GIEH and GIEL bits are set, all interrupts selected as low priority sources are enabled.

A high priority interrupt will vector immediately to address 00 0008h and a low priority interrupt will vector to address 00 0018h.

#### 14.3 Interrupt Response

When an interrupt is responded to, the Global Interrupt Enable bit is cleared to disable further interrupts. The GIE/GIEH bit is the Global Interrupt Enable when the IPEN bit is cleared. When the IPEN bit is set, enabling interrupt priority levels, the GIEH bit is the high priority Global Interrupt Enable and the GIEL bit is the low priority Global Interrupt Enable. High priority interrupt sources can interrupt a low priority interrupt. Low priority interrupts are not processed while high priority interrupts are in progress.

The return address is pushed onto the stack and the PC is loaded with the interrupt vector address (0008h or 0018h). Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits in the INTCONx and PIRx registers. The interrupt flag bits must be cleared by software before re-enabling interrupts to avoid repeating the same interrupt.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine and sets the GIE/GIEH bit (GIEH or GIEL if priority levels are used), which re-enables interrupts.

For external interrupt events, such as the INT pins or the Interrupt-on-change pins, the interrupt latency will be three to four instruction cycles. The exact latency is the same for one-cycle or two-cycle instructions. Individual interrupt flag bits are set, regardless of the status of their corresponding enable bits or the Global Interrupt Enable bit.

Note: Do not use the MOVFF instruction to modify any of the interrupt control registers while **any** interrupt is enabled. Doing so may cause erratic microcontroller behavior.

R/W-1/1	R/W-1/1	U-0	U-0	U-0	U-0	R/W-1/1	R/W-1/1
OSCFIP	CSWIP					ADTIP	ADIP
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7	OSCFIP: Osc	illator Fail Inter	rupt Priority b	bit			
	1 = High prio	rity					
	0 = Low prior	rity					
bit 6	CSWIP: Clock	k-Switch Interru	upt Priority bit				
	1 = High prio	rity					
	0 = Low prior	rity					
bit 5-2	Unimplemen	ted: Read as '	0'				
bit 1	bit 1 ADTIP: ADC Threshold Interrupt Priority bit						
	1 = High priority						
	0 = Low priority						
bit 0 ADIP: ADC Interrupt Priority bit							
	1 = High priority						
	0 = Low prior	rity					

#### REGISTER 14-19: IPR1: PERIPHERAL INTERRUPT PRIORITY REGISTER 1

#### 18.3 **Programmable Prescaler**

A software programmable prescaler is available for exclusive use with Timer0. There are 16 prescaler options for Timer0 ranging in powers of two from 1:1 to 1:32768. The prescaler values are selected using the T0CKPS<3:0> bits of the T0CON1 register.

The prescaler is not directly readable or writable. Clearing the prescaler register can be done by writing to the TMROL register or the TOCON0, TOCON1 registers or by any Reset.

#### 18.4 **Programmable Postscaler**

A software programmable postscaler (output divider) is available for exclusive use with Timer0. There are 16 postscaler options for Timer0 ranging from 1:1 to 1:16. The postscaler values are selected using the TOOUTPS<3:0> bits of the TOCON0 register.

The postscaler is not directly readable or writable. Clearing the postscaler register can be done by writing to the TMR0L register or the T0CON0, T0CON1 registers or by any Reset.

#### 18.5 Operation During Sleep

When operating synchronously, Timer0 will halt. When operating asynchronously, Timer0 will continue to increment and wake the device from Sleep (if Timer0 interrupts are enabled) provided that the input clock source is active.

#### 18.6 Timer0 Interrupts

The Timer0 interrupt flag bit (TMR0IF) is set when either of the following conditions occur:

- 8-bit TMR0L matches the TMR0H value
- 16-bit TMR0 rolls over from 'FFFFh'

When the postscaler bits (T0OUTPS<3:0>) are set to 1:1 operation (no division), the T0IF flag bit will be set with every TMR0 match or rollover. In general, the TMR0IF flag bit will be set every T0OUTPS +1 matches or rollovers.

If Timer0 interrupts are enabled (TMR0IE bit of the PIE0 register = '1'), the CPU will be interrupted and the device may wake from Sleep (see Section 18.2 "Clock Source Selection" for more details).

#### 18.7 Timer0 Output

The Timer0 output can be routed to any I/O pin via the RxyPPS output selection register (see **Section 17.0 "Peripheral Pin Select (PPS) Module**" for additional information). The Timer0 output can also be used by other peripherals, such as the auto-conversion trigger of the Analog-to-Digital Converter. Finally, the Timer0 output can be monitored through software via the Timer0 output bit (TOOUT) of the TOCON0 register (Register 18-1).

TMR0\_out will be a pulse of one postscaled clock period when a match occurs between TMR0L and PR0 (Period register for TMR0) in 8-bit mode, or when TMR0 rolls over in 16-bit mode. The Timer0 output is a 50% duty cycle that toggles on each TMR0\_out rising clock edge.

# PIC18(L)F26/45/46K40

REGISTER 18	3-2: T0CO	N1: TIMER0 (	CONTROL R	EGISTER 1			
R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
	T0CS<2:0>		TOASYNC		TOCKP	S<3:0>	
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable	bit	U = Unimple	mented bit, read	as '0'	
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value	at POR and BO	R/Value at all c	other Resets
'1' = Bit is set		'0' = Bit is cle	ared				
bit 7-5	<b>TOCS&lt;2:0&gt;:1</b> 111 = Reserv 110 = Reserv 101 = SOSC 100 = LFINT 011 = HFINT 010 = Fosc/2 001 = Pin sel 000 = Pin sel	Fimer0 Clock Si /ed OSC OSC 4 lected by T0CK lected by T0CK	UPPS (Inverter UPPS (Non-inv	its d) /erted)			
bit 4	TOASYNC: T	MR0 Input Asy	nchronization	Enable bit	to system clocks		
	0 = The input	it to the TMR0	counter is syn	chronized to F	OSC/4	>	
bit 3-0	<b>TOCKPS&lt;3:0</b> 1111 = 1:327 1110 = 1:163 1101 = 1:819 1100 = 1:409 1011 = 1:204 1010 = 1:102 1001 = 1:512 1000 = 1:256 0111 = 1:128 0100 = 1:4 0011 = 1:8 0010 = 1:4 0000 = 1:1	<ul> <li>&gt;: Prescaler R</li> <li>768</li> <li>384</li> <li>302</li> <li>306</li> <li>48</li> <li>34</li> <li>34</li> <li>35</li> <li>36</li> </ul>	ate Select bit				



#### 24.2.4 STEERING MODES

In both Synchronous and Asynchronous Steering modes, the modulated input signal can be steered to any combination of four CWG outputs and a fixed-value will be presented on all the outputs not used for the PWM output. Each output has independent polarity, steering, and shutdown options. Dead-band control is not used in either steering mode.

When STRx = 0 (Register 24-5), then the corresponding pin is held at the level defined by DATx (Register 24-5). When STRx = 1, then the pin is driven by the modulated input signal.

The POLx bits (Register 24-2) control the signal polarity only when STRx = 1.

The CWG auto-shutdown operation also applies to steering modes as described in **Section 24.14 "Register Definitions: CWG Control"**.

Note: Only the STRx bits are synchronized; the SDATx (data) bits are not synchronized.

The CWG auto-shutdown operation also applies in Steering modes as described in **Section 24.10 "Auto-Shutdown"**. An auto-shutdown event will only affect pins that have STRx = 1.

#### 24.2.4.1 Synchronous Steering Mode

In Synchronous Steering mode (MODE<2:0> bits = 001, Register 24-1), changes to steering selection registers take effect on the next rising edge of the modulated data input (Figure 24-9). In Synchronous Steering mode, the output will always produce a complete waveform.

#### FIGURE 24-9: EXAMPLE OF SYNCHRONOUS STEERING (MODE<2:0> = 001)







#### FIGURE 24-15: SHUTDOWN FUNCTIONALITY, AUTO-RESTART DISABLED (REN = 0, LSAC = 01, LSBD = 01)





#### FIGURE 25-3: No Synchronization (MDSHSYNC = 0, MDCLSYNC = 0)



FIGURE 25-4: Carrier High Synchronization (MDSHSYNC = 1, MDCLSYNC = 0)

carrier_high	
carrier_low	
modulator	
MDCHSYNC = 1 MDCLSYNC = 0	
Active Carrier State	carrier_high / both \carrier_low \ / carrier_high / both \carrier_low

R/W-0	R/W/HC-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
WCOL	SSPOV	SSPEN <sup>(1)</sup>	CKP	SSPM3 <sup>(2)</sup>	SSPM2 <sup>(2)</sup>	SSPM1 <sup>(2)</sup>	SSPM0 <sup>(2)</sup>			
bit 7					L	•	bit 0			
Legend:										
R = Reada	R = Readable bitW = Writable bitHC = Bit is cleared by hardware									
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown			
bit 7	WCOL: Write Collision Detect bit									
	In Master Transmit mode:									
	1 = A write to transmiss	o the SSPXBUI	<ul> <li>register was</li> <li>d (must be cleared)</li> </ul>	s attempted wr	nie the FC col	naitions were i	not valid for a			
	0 = No collisi	on			0)					
	In Slave Trans	<u>smit mode:</u>								
	1 = The SSP	xBUF register is	s written while	it is still transm	nitting the previ	ous word (mus	t be cleared in			
	0 = No collisi	on								
	In Receive mo	ode (Master or S	Slave modes)	<u>.</u>						
	This is a "don	't care" bit.	,							
bit 6	SSPOV: Rece	eive Overflow In	dicator bit							
	In Receive mo	<u>ode:</u>		register is still b	aldina tha area	ieue hute (mu	the cleaned in			
	⊥ = A byte is software)	received while t	ne SSPXBUF	register is still r	iolaing the prev	nous byte (mus	at de cleared in			
	0 = No overfl	ow								
	<u>In Transmit m</u>	ode:								
	This is a "don	't care" bit in Tra	ansmit mode.	(1)						
bit 5	SSPEN: Mast	ter Synchronous	s Serial Port E	Enable bit(")						
	1 = Enables fi 0 = Disables s	ne serial port ar serial port and c	a configures	the SDAx and s	OCLX pins as tr	ie serial port pi	ns			
bit 4	CKP: SCKx F	Release Control	bit							
	In Slave mode	ə:								
	1 = Releases	clock								
	0 = Holds cloo	ck low (clock str	etch), used to	ensure data se	etup time					
	In Master mod	<u>de:</u> s mode								
bit 3-0	SSPM<3:0>:	Master Synchro	onous Serial F	ort Mode Selec	t bits <sup>(2)</sup>					
	$1111 = I^2 C SI$	lave mode: 10-b	bit address wit	h Start and Sto	p bit interrupts	enabled				
	1110 = I <sup>2</sup> C SI	lave mode: 7-bi	t address with	Start and Stop	bit interrupts e	nabled				
	$1011 = I^2 C Fi$	irmware Control	lled Master m	ode (slave Idle)	1))					
	$0111 = I^2 C SI$	lave mode: 10-b	bit address <sup>(3,4</sup>	(33FXADD +	1))					
	0110 = I <sup>2</sup> C SI	lave mode: 7-bi	t address							
Note 1	When enabled th	e SDAx and SC	l x nine muet	he configured a	as innuts					
2:	Bit combinations	not specifically I	listed here are	either reserved	d or implement	ed in SPI mode	e only.			

## **REGISTER 26-7:** SSPxCON1: MSSPx CONTROL REGISTER 1 (I<sup>2</sup>C MASTER MODE)

© 2015-2017 Microchip Technology Inc.

#### 26.10.5 I<sup>2</sup>C MASTER MODE REPEATED START CONDITION TIMING

A Repeated Start condition (Figure 26-27) occurs when the RSEN bit of the SSPxCON2 register is programmed high and the master state machine is no longer active. When the RSEN bit is set, the SCL pin is asserted low. When the SCL pin is sampled low, the Baud Rate Generator is loaded and begins counting. The SDA pin is released (brought high) for one Baud Rate Generator count (TBRG). When the Baud Rate Generator times out, if SDA is sampled high, the SCL pin will be deasserted (brought high). When SCL is sampled high, the Baud Rate Generator is reloaded and begins counting. SDA and SCL must be sampled high for one TBRG. This action is then followed by assertion of the SDA pin (SDA = 0) for one TBRG while SCL is high. SCL is asserted low. Following this, the RSEN bit of the SSPxCON2 register will be automatically cleared and the Baud Rate Generator will not be reloaded, leaving the SDA pin held low. As soon as a Start condition is detected on the SDA and SCL pins, the S bit of the SSPxSTAT register will be set. The SSPxIF bit will not be set until the Baud Rate Generator has timed out.

- Note 1: If RSEN is programmed while any other event is in progress, it will not take effect.
  - **2:** A bus collision during the Repeated Start condition occurs if:
    - SDA is sampled low when SCL goes from low-to-high.
    - SCL goes low before SDA is asserted low. This may indicate that another master is attempting to transmit a data '1'.

#### 26.10.6 I<sup>2</sup>C MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address or the other half of a 10-bit address is accomplished by simply writing a value to the SSPxBUF register. This action will set the Buffer Full flag bit, BF, and allow the Baud Rate Generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDA pin after the falling edge of SCL is asserted. SCL is held low for one Baud Rate Generator rollover count (TBRG). Data should be valid before SCL is released high. When the SCL pin is released high, it is held that way for TBRG. The data on the SDA pin must remain stable for that duration and some hold time after the next falling edge of SCL. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDA. This allows the slave device being addressed to respond with an  $\overline{ACK}$  bit during the ninth bit time if an address match occurred, or if data was received properly. The status of ACK is written into the ACKSTAT bit on the rising edge of the ninth clock. If the master receives an Acknowledge, the Acknowledge Status bit, ACKSTAT, is cleared. If not, the bit is set. After the ninth clock, the SSPxIF bit is set and the master clock (Baud Rate Generator) is suspended until the next data byte is loaded into the SSPxBUF, leaving SCL low and SDA unchanged (Figure 26-28).

#### FIGURE 26-27: REPEATED START CONDITION WAVEFORM



#### 31.5.1 DIGITAL FILTER/AVERAGE

The digital filter/average module consists of an accumulator with data feedback options, and control logic to determine when threshold tests need to be applied. The accumulator is a 16-bit wide register which can be accessed through the ADACCH:ADACCL register pair.

Upon each trigger event (the ADGO bit set or external event trigger), the ADC conversion result is added to the accumulator. If the accumulated value exceeds  $2^{(accumulator_width)} = 2^{16} = 65535$ , the overflow bit ADAOV in the ADSTAT register is set.

The number of samples to be accumulated is determined by the ADRPT (A/D Repeat Setting) register. Each time a sample is added to the accumulator, the ADCNT register is incremented. Once ADRPT samples are accumulated (ADCNT = ADRPT), an accumulator clear command can be issued by the software by setting the ADACLR bit in the ADCON2 register. Setting the ADACLR bit will also clear the ADAOV (Accumulator overflow) bit in the ADSTAT

register, as well as the ADCNT register. The ADACLR bit is cleared by the hardware when accumulator clearing action is complete.

# **Note:** When ADC is operating from FRC, five FRC clock cycles are required to execute the ADACC clearing operation.

The ADCRS <2:0> bits in the ADCON2 register control the data shift on the accumulator result, which effectively divides the value in accumulator (ADACCH:ADACCL) register pair. For the Accumulate mode of the digital filter, the shift provides a simple scaling operation. For the Average/Burst Average mode, the shift bits are used to determine number of samples for averaging. For the Low-pass Filter mode, the shift is an integral part of the filter, and determines the cut-off frequency of the filter. Table 31-4 shows the -3 dB cut-off frequency in  $\omega$ T (radians) and the highest signal attenuation obtained by this filter at nyquist frequency ( $\omega$ T =  $\pi$ ).

TABLE 31-4:	LOW-PASS FILTER -3 dB CUT-OFF FREQUENCY

ADCRS	$\omega T$ (radians) @ -3 dB Frequency	dB @ F <sub>nyquist</sub> =1/(2T)
1	0.72	-9.5
2	0.284	-16.9
3	0.134	-23.5
4	0.065	-29.8
5	0.032	-36.0
6	0.016	-42.0
7	0.0078	-48.1

#### 31.5.2 BASIC MODE

Basic mode (ADMD = 000) disables all additional computation features. In this mode, no accumulation occurs but threshold error comparison is performed. Double sampling, Continuous mode, and all CVD features are still available, but no features involving the digital filter/average features are used.

#### 31.5.3 ACCUMULATE MODE

In Accumulate mode (ADMD = 001), after every conversion, the ADC result is added to the ADACC register. The ADACC register is right-shifted by the value of the ADCRS bits in the ADCON2 register. This right-shifted value is copied in to the ADFLT register. The Formatting mode does not affect the right-justification of the ADACC value. Upon each sample, ADCNT is also incremented, incrementing the number of samples accumulated. After each sample and accumulation, the ADACC value has a threshold comparison performed on it (see **Section 31.5.7 "Threshold Comparison**") and the ADTIF interrupt may trigger.

#### 31.5.4 AVERAGE MODE

In Average Mode (ADMD = 010), the ADACC registers accumulate with each ADC sample, much as in Accumulate mode, and the ADCNT register increments with each sample. The ADFLT register is also updated with the right-shifted value of the ADACC register. The value of the ADCRS bits governs the number of right shifts. However, in Average mode, the threshold comparison is performed upon ADCNT being greater than or equal to a user-defined ADRPT value. In this mode when ADRPT = 2^ADCNT, then the final accumulated value will be divided by number of samples, allowing for a threshold comparison operation on the average of all gathered samples.

#### REGISTER 31-21: ADPREVL: ADC PREVIOUS RESULT REGISTER

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
			ADPF	REV<7:0>			
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable bit		U = Unimpler	nented bit, read	d as '0'	
u = Bit is uncha	anged	x = Bit is unknowr	ו	-n/n = Value a	at POR and BC	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is cleared					

bit 7-0	ADPREV<7:0>: Previous ADC Results bits
	If ADPSIS = 1:
	Lower byte of ADFLTR at the start of current ADC conversion
	If $ADPSIS = 0$ :
	Lower bits of ADRES at the start of current ADC conversion <sup>(1)</sup>

**Note 1:** If ADPSIS = 0, ADPREVH and ADPREVL are formatted the same way as ADRES is, depending on the ADFM bit.

#### REGISTER 31-22: ADACCH: ADC ACCUMULATOR REGISTER HIGH

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
ADACC<15:8>							
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 ADACC<15:8>: ADC Accumulator MSB. Upper eight bits of accumulator value. See Table 31-2 for more details.

#### REGISTER 31-23: ADACCL: ADC ACCUMULATOR REGISTER LOW

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
			ADAC	C<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable bi	it	U = Unimpler	nented bit, rea	d as '0'	
u = Bit is unchanged		x = Bit is unkno	wn	-n/n = Value a	at POR and BC	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is clear	ed				

bit 7-0 **ADACC<7:0>**: ADC Accumulator LSB. Lower eight bits of accumulator value. See Table 31-2 for more details.

© 2015-2017 Microchip Technology Inc.

#### 32.11 CWG1 Auto-Shutdown Source

The output of the comparator module can be used as an auto-shutdown source for the CWG1 module. When the output of the comparator is active and the corresponding WGASxE is enabled, the CWG operation will be suspended immediately (see Section 24.10.1.2 "External Input Source").

#### 32.12 ADC Auto-Trigger Source

The output of the comparator module can be used to trigger an ADC conversion. When the ADACT register is set to trigger on a comparator output, an ADC conversion will trigger when the Comparator output goes high.

#### 32.13 TMR2/4/6 Reset

The output of the comparator module can be used to reset Timer2. When the TxERS register is appropriately set, the timer will reset when the Comparator output goes high.

#### 32.14 Operation in Sleep Mode

The comparator module can operate during Sleep. The comparator clock source is based on the Timer1 clock source. If the Timer1 clock source is either the system clock (FOSC) or the instruction clock (FOSC/4), Timer1 will not operate during Sleep, and synchronized comparator outputs will not operate.

A comparator interrupt will wake the device from Sleep. The CxIE bits of the PIE2 register must be set to enable comparator interrupts.



## PIC18(L)F26/45/46K40



TABLE 37-10: I/O AND CLROUT TIMING SPECIFICATIONS	TABLE 37-10:	I/O AND CLKOUT TIMING SPECIFICATIONS
---	--------------	--------------------------------------

Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions		
IO1*	T <sub>CLKOUTH</sub>	CLKOUT rising edge delay (rising edge Fosc (Q1 cycle) to falling edge CLKOUT	_	—	70	ns			
IO2*	T <sub>CLKOUTL</sub>	CLKOUT falling edge delay (rising edge Fosc (Q3 cycle) to rising edge CLKOUT	—	-	72	ns			
IO3*	T <sub>IO_VALID</sub>	Port output valid time (rising edge Fosc (Q1 cycle) to port valid)	—	50	70	ns			
IO4*	T <sub>IO_SETUP</sub>	Port input setup time (Setup time before rising edge Fosc – Q2 cycle)	20	-	-	ns			
IO5*	T <sub>IO_HOLD</sub>	Port input hold time (Hold time after rising edge Fosc – Q2 cycle)	50	—	—	ns			
IO6*	T <sub>IOR_SLREN</sub>	Port I/O rise time, slew rate enabled	—	25	—	ns	VDD = 3.0V		
107*	T <sub>IOR_SLRDIS</sub>	Port I/O rise time, slew rate disabled	—	5	—	ns	VDD = 3.0V		
IO8*	T <sub>IOF_SLREN</sub>	Port I/O fall time, slew rate enabled	—	25	—	ns	VDD = 3.0V		
109*	T <sub>IOF_SLRDIS</sub>	Port I/O fall time, slew rate disabled	—	5	—	ns	VDD = 3.0V		
IO10*	T <sub>INT</sub>	INT pin high or low time to trigger an interrupt	25	—	—	ns			
IO11*	T <sub>IOC</sub>	Interrupt-on-Change minimum high or low time to trigger interrupt	25	_	—	ns			

Standard Operating Conditions (unless otherwise stated)

\*These parameters are characterized but not tested.









© 2015-2017 Microchip Technology Inc.